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Current measurements of ionospheric electron densities are
accurate but limited in scope. Present measurement techniques
are land-based and the resulting data is not global in nature.
Scientists at the Naval Postgraduate School (NPS) and the
Naval Research Laboratory (NRL) are working on a joint
research project to develop a technique to determine global
ionospheric electron densities from satellite platforms. NPS
developed a middle ultraviolet spectrograph with wavelength
coverage of 1800 to 3400 A. This thesis developed the
integration package that linked the spectrograph analog data
to the Aydin Vector MMP-600 PCM Encoder. The integration
package provided analog-to-digital conversion of the data,
data storage for the digital data, and synchronization of the
data collection and data transmission operations. Testing
equipment was also developed to support laboratory calibration
and in-place testing of the instrument. The test equipment
provides computer generated synchronization signals and
digital data acquisition.
TABLE OF CONTENTS
I. INTRODUCTION [Ref. 1] 1
II. DESIGN CHARACTERISTICS OF MANUFACTURED FLIGHT
COMPONENTS 6
A. PCM ENCODER SUBSYSTEM [Ref. 3] 6
B. DETECTOR [Ref. 5] 18
C
.
POWER SUPPLIES 3 3
III . INTERFACE DESIGN 37
A. CIRCUIT DESIGN REQUIREMENTS 37
B. FINALIZED CIRCUIT DESIGN 44
C. POWER SUPPLY CALCULATIONS 49
IV. DESIGN OF GROUND SUPPORT EQUIPMENT 5 3
A. MUSTANG WIRING DESCRIPTION 53
B. GSE GENERAL REQUIREMENTS 59
C GENERAL TESTING 65
V. CIRCUIT DEVELOPMENT AND TESTING 66
A. PROTOTYPE DEVELOPMENT AND TESTING 6 6
B. INITIAL CIRCUIT BOARD DEVELOPMENT AND
TESTING 71
C. FINAL CIRCUIT BOARD FABRICATION, INTEGRATION,
AND TESTING 82
D. SYSTEM INTEGRATION AND ILLUSTRATIVE
PHOTOGRAPHS 84
VI . CONCLUSIONS 89
APPENDIX A: INSTRUMENTATION SYSTEM DESIGN REVIEW
PACKAGE 92
APPENDIX B: HAMAMATSU PCD IMAGE SENSOR TECHNICAL
DATA 103
APPENDIX C: HAMMAMATSU DRIVER AMPLIFIER TECHNICAL
DATA 107
APPENDIX D: IMAGE INTENSIFIER TECHNICAL DATA 118
APPENDIX E: AYDIN VECTOR TRANSMITTER TECHNICAL DATA ... 12 5
APPENDIX F: POWER SUPPLY TECHNICAL DATA 127
APPENDIX G: DEUTSCH RELAY TECHNICAL DATA 136
APPENDIX H: ANALOG TO DIGITAL CONVERTER TECHNICAL
DATA (HAS-1202) 138
APPENDIX I: FIFO TECHNICAL DATA (IDT 7201/SA) 142
APPENDIX J: OCTAL LATCH TECHNICAL DATA (CD 54HC373) ... 156
LIST OF REFERENCES 162
INITIAL DISTRIBUTION LIST 164
ACKNOWLEDGEMENT
The general involvement in this thesis is symbolic of the
genuine dedication embodied by the majority of the people
associated with government research. Initially, I would like
to thank Harry Merchant for his continual support and patience
as he single-handedly schooled me on the intricacies of
applied electronics and their applications to rocket
experiments. More importantly, Harry provided encouragement
and support when project complications seemed insurmountable.
Without his guidance, I am sure the project would not have
achieved the success that it ultimately did.
I am indebted to Dave Rigmaiden for his hours of technical
support in the areas of circuit board fabrication, flight
grade electronics assembly, and artwork fabrication for
circuit board etching. Dale Galarowicz assembled the flight
instrument and, in my estimation, was the only person at the
school with the technical experience to perform this task.
George Jaksha and Steve Blankschein professionally machined
the test and flight chassis to support the instrument
development.
Dr. David Cleary provided the topic and the dedicated
assistance to ensure the successful completion of the project.
His patience and sense of humor in view of the projects
numerous failures and setbacks was commendable. Furthermore,
vii
his far reaching connections and acquaintances were invaluable
resources in the search for components and guidance.
Both Dr. Cleary and Dr. Sherif Michael must be commended
on their unfaltering support and assistance in the writing of
this paper.
Finally, I would like to thank my wife and family for
living with this thesis as well as myself for the last nine
months. On numerous occasions I was inattentive to the needs
of my family and through it all they were always supportive
of the project.
I. INTRODUCTION [Ref. 1]
On March 21, 1986, the Joint Chiefs of Staff issued a
memorandum (MJCS 154-86) which listed the prioritization of
research requirements for defense environmental satellites.
Measurement of the electron density of the Earth's ionosphere
ranked fifth on this list of fifty requirements. Knowledge
of ionospheric electron density is essential for the
development of many high frequency (HF) military systems.
Ongoing research is presently being conducted in the following
areas:
- HF radio communications
- Over-The-Horizon (OTH) radar
- Ballistic Missile Early Warning System (BMEWS)
- Ground Wave Emergency Network (GWEN)
.
The above-mentioned systems all require an in-depth knowledge
of global electron densities, as these systems rely on the
ionosphere's ability to reflect and bend HF electromagnetic
waves. Current measurements of the ionospheric electron
densities are accurate but limited in scope. Measurements are
obtained from either ground-based radar stations or ionosonde
stations. Presently, twenty ionosonde stations located
primarily in North America provide limited electron density
data. Current data is not global in nature and to obtain
global data with current operational systems is economically
and politically unfeasible.
Satellites provide one method to measure global electron
densities. Satellite-based ionosondes (topside sounders) are
impractical due to large size and power requirements.
Although active sensing is technically prohibitive, space-
based systems have successfully employed energy and weight
efficient passive techniques. Scientists at the Naval
Research Laboratory (NRL) are investigating a passive
technique for inferring electron densities in the F2 region
of the ionosphere by measuring the + emissions at a
wavelength 834 A (1 A = 10~ 10 meters). The measurement is
expected to provide accurate data above an altitude of 2 00 km.
Below the altitude of 2 00 km,
2
+
and N0+ become the
dominant ions in the regions known as the D-, E-, and Fl-
layers. The Naval Postgraduate School (NPS) is investigating
a method for inferring the electron densities at altitudes
below 200 km. The technique involves the measurement of the
neutral species N
2 , 2 , 0, NO, and N. Photochemical models of




and N0+ . The E-region electron
density can be accurately inferred from a knowledge of the
neutral species density.
Dedicated research at both NRL and NPS has resulted in the
approval of a National Aeronautics and Space Administration
(NASA) rocket experiment (36.053E). The launch is scheduled
for February 1990 at White Sands Missile Range in New Mexico.
Using a two-stage Terrier-Black Brant launch vehicle, the
rocket is expected to reach a maximum altitude of 3 50 km. Two
instruments will be flown on the experiment. The NRL-
sponsored instrument, named HIRAAS, is a 0.5 m Rowland Circle
Spectrograph with wavelength coverage of 500 A to 1500 A. The
NPS-sponsored instrument, named MUSTANG, is a middle
ultraviolet spectrograph with wavelength coverage of 1800A to
3400 A. The spectrograph is a 1/8 m Ebert-Fastie with a
micro-channel plate (MCP) image intensifier and a 512 linear
array detector. The instruments will obtain data between the
altitude of 100 and 350 km. Data from the NPS MUSTANG
experiment will be telemetered to the ground station. The NRL
HIRAAS instrument will record its data on electrographic film
which will be recovered at completion of the flight.
The development and integration of MUSTANG required close
interfacing with NRL, NASA (Goddard Space Center) , and
Research Support Instruments (RSI-instrument construction)
.
Figure 1.1 illustrates the integrated MUSTANG/HIRAAS
experiment positioned in the payload section of the launch
vehicle. The evolution of Mustang into an integrated flight
experiment is documented in Chapters II-V of this thesis.
Chapter II discusses the operational characteristics of
the NASA provided telemetry package and the RSI detector and
support components.

Chapter III discusses the design interface required to
couple the detector to the telemetry package.
Chapter IV discusses bench check equipment (BCE)
interfacing and development.
Chapter V discusses interface board fabrication,
construction, integration and testing.
Chapter VI presents conclusions and recommendations for
future projects.
II. DESIGN CHARACTERISTICS OF MANUFACTURED
FLIGHT COMPONENTS
MUSTANG development is based on modular construction
ensuring a cost-effective/flexible instrument that can be
operated in a variety of experimental environments.
Currently, the instrument is configured to operate within the
constraints of the sounding rocket experiment. With minor
modifications, the instrument could be fitted to a space
shuttle experiment or the instrument could be utilized in
support of a laboratory experiment. The MUSTANG electronics
can be divided into four subsystems: the detector, the
interface board, the power supplies, and the PCM encoder (see
Figure 2.1). All the subsystems, with the exception of the
interface board, will be described in this chapter. Chapter
III will consider the design requirements of the interface
board.
A. PCM ENCODER SUBSYSTEM [Ref. 3]
1. Configuration
The PCM encoder has flown on more than 7 sounding
rockets without an in-flight anomaly. The encoder utilizes
the Aydin Vector MMP-600 Series micro-miniature PCM system.
Characteristics of the system include small size (light) , low
power consumption, and programmable flexibility. Designed as
a modular system, the encoder allows for a variety of
configurations to meet the control and data dissemination







































Figure 2 . 1 Block Diagram of Mustang Subsystems
requirements of the experiment. Each encoder "stack" consists
of two groups of modules. A typical PCM stack is shown in
Figure 2.2. Group I modules are required for all
configurations. Group II modules are selected based on the
requirements of the experiment.
Figure 2.2 Example of PCM Stack [Ref. 3:p. 2 1
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a. Group I Modules
One each of the modules listed below are required
in every PCM system.
(1) PX-628 Power Supply . The power supply module
requires a source voltage of 28+4 v and provides regulated
28 v to the remainder of the PCM encoder system. The system
oscillator is located inside the power supply module.
Selection of the oscillator frequency is accomplished by
manipulating a set of jumpers found on the external connector
of the module. For this experiment, the oscillator frequency
is set to 200 kbits/sec ensuring that the maximum clockrate
of the detector (250 kHz) is not exceeded. The bit clock is
a to +5 v pulse train that is CMOS- and low power TTL-
compatible.
(2) PR-614 Programmer . The programmer module
houses the control circuit. The programmer executes the
software program that has been entered into the 2 56x8 erasable
programmable read-only memory (EPROM) and controls the timing
and operation of the entire system. MUSTANG utilizes the
timing control of the PCM encoder to synchronize its operation
(more thoroughly discussed in Chapter III)
.
(3) FM-618 Formatter . The formatter module,
controlled by the programmer, takes digitized data and merges
it with frame synchronization words. The data undergoes
parallel to serial conversion to provide the proper data
format for the timer.
8
(4) TM-615P Timer . The timer module accepts
serial data from the formatter and encodes this data into the
required PCM data format (Bi-O-L) . The data format is
selected by setting jumpers located on the external input
connector. Word format is also selectable on the input
connector and is currently selected to 10 bits/word.
Interfacing the encoder timing signals to external circuits
is accomplished by utilizing an external output connector.
The following output signals may be accessed:
- NRZ-L output
- Bi-0-L output
- NRZ-L primary output
- Major Frame synchronization
- Bi-0-L primary output
- Premodulation filter output
- Inverted 2x bit clock(O-lOv)
- 2x bit clock
- Bi-0/NRZ, mark/space coded output
- Inverted Bi-0/NRZ, mark/space coded output
- Inverted bit clock
- Minor frame synchronization
- Word clock
- Bit clock.
(5) EP-612 End Plate . The end plate terminates
the PCM stack on the end opposite the power supply. The EPROM
is housed inside the module and access is obtained through a
removable cover. The EPROM is socketted (contrary to the
standard practice of soldering) to allow for EPROM reuse.
b. Group II Modules
Group II modules are optional and are added to
support the unique data requirements of the experiment. The
modules listed below either support MUSTANG uniquely or
support MUSTANG and HIRAAS collectively.
(1) PD-629 Digital Parallel Multiplexer with Two
Enables . The PD-629 module has the capability of accepting
three independent channels of parallel words consisting of
10 bits/word. The multiplexer is controlled by the program
loaded into the EPROM. The experiment will fly two modules
allowing for the direct integration of six channels of digital
data. MUSTANG will exclusively utilize one channel for the
transmission of experimental data. The remainder of the
channels will be utilized for programmed events not associated
with MUSTANG. Each module is referenced with an unique
address that is recognized by the EPROM. The address is
programmed by setting jumpers located on the external input
connector of the module. Two of three input channels
(10 parallel bits/channel) on the module have an external
enable associated with them. The enable pulse may be used to
signal external circuits that parallel data on the respective
channel is being accessed. The importance of the enable
pulse, relative to MUSTANG, will be addressed in Chapter III.
(2) MP-601L 32-Channel High-Level Analog
Multiplexer . The analog multiplexer accepts 3 2 channels of
analog data with inputs limited from to +5.0 v. The
experiment will fly three modules to process the 96 channels
of required analog data every 51.2 msec. To satisfy the
Nyquist criteria each channel will be limited to a bandwidth
of 9.7 Hz. MUSTANG will utilize three channels of analog data
to provide monitoring of the 5 v, +15 v, and high volt busses.
The majority of the analog signals are used for monitoring
various rocket parameters and control signals. Control of the
multiplexer is determined by the EPROM program. Each module
is programmed with an unique address by setting jumpers found
on the external connector.
(3) AD-606-HS Analog-to-Digital Converter (ADC)
with Sample and Hold . The AD-606-HS module digitizes the
analog data requiring transmission. The signal input to the
module is the EPROM-controlled output of one of the three
analog multiplexers mentioned above. Again, the input signal
is limited to a voltage range of to +5.0 v. The analog-to-
digital converter digitizes each analog signal into a ten-bit
binary word utilizing the method of successive approximation.
At the completion of digitizing, the digital signal is sent
to the formatter for inclusion into the programmed PCM encoder
matrix.
(4) FL-619A Quad Filter and Amplifier . The quad
filter module provides linear-phase lowpass premodulation
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filtering of the serial output from the timer module. Each
filter module contains four independent filters which share
a common lead with the input signal from the unfiltered output
of the timer module. Filter selection is achieved by choosing
the respective output of the desired filter. The -3dB upper
cutoff frequency for Bi-0-L coding is determined by the
following formula:
1.4 x bitrate = upper cutoff frequency (1.1)
1.4 x 200 kbits/sec = 280 kHz. (1.2)
Based on the above calculation, the 280 kHz lowpass filter
was chosen for this experiment. A signal gain adjustment at
the filter output allows for the accurate integration of the
PCM encoder with the rocket's transmitter (specifically the
modulator). Figure 2.3 illustrates the "stack" position of
each PCM encoder module as required by the experiment.
2. Operation
Operation of the PCM encoder is implied from the
discussion of the system component parts. Figure 2.4 provides
a basic block diagram of the PCM encoder that will be utilized
for the experiment. Data for the experiment comes in two
forms, analog or digital. Analog data must be synchronized
and digitized prior to formatting. The analog data
synchronization is controlled by the processor (PR-614)


























Figure 2.3 Flight Configured PCM Encoder Stack


























































Figure 2.4 Flight Configured PCM Encoder Block Diagram
[After Ref. 3:p. 5]
EPROM. Synchronization occurs at the analog multiplexers (MP-
601L) and the data is accessed at the output of the analog to
digital converter when the formatter (FM-618) is instructed
to access the data. Digital data is synchronized at the
digital multiplexers and is accessed by the formatter when
instructed to do so. Data entering the formatter is in a
parallel format. The formatter does a parallel-to-serial
conversion on all data and merges the synchronization words
into the PCM word format. The timer module (TM-615P) accepts
the serial data, encodes the bitstream into Bi-O-L format, and
provides an unfiltered output to the quad filter (FL-619A)
.
The quad filter provides lowpass filtering and gain adjustment
prior to modulation in the transmitter. The PCM-encoded
format, showing the word location of MUSTANG'S experimental
data, is illustrated in Figure 2.5 [Ref. 4].
The telemetry system utilizes a 200 kbit/sec PCM/FM
RF link at a carrier frequency of 2269.5 MHz. The transmitter
is a 5 watt Vector T105. A bit error probability of 10" 6 is
achieved given that the signal-to-noise ratio for the PCM/FM
system is 13 dB (value provided by Aydin Vector) . Utilizing
the manufacturer's data and NASA's receiving station data, a
link margin of 13.7 dB was calculated. [Ref. 4]
3 . Signals
Reference signals generated by the PCM encoder are
utilized by MUSTANG to ensure synchronized data collection,
processing, and dissemination. Figure 2.6 illustrates the
15
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Figure 2.6 Timing Diagram Illustrating Flight
Synchronization Signals [After Ref. 3:p. 43]
reference signals utilized by MUSTANG and the relative timing
of each signal. Figure 2.4 illustrates the source of each
signal. The reference signals generated by the PCM encoder
combined with the reference signals generated by the detector
(discussed below in Section B) provide the design basis for
the interface board which will couple the detector to the PCM
encoder (topic of Chapter III)
.
B. DETECTOR [Ref. 5]
1. Configuration
The MUSTANG instrument electronics consists of an
image intensifies a detector, and a low-noise driver
amplifier circuit. The detector is a Plasma-Coupled Device
(PCD) linear image sensor. A detailed mechanical diagram of
MUSTANG is presented in Figure 2.7.
a. Hamamatsu PCD Linear Image Sensor (S-2300-512F)
The PCD linear image sensor is a monolithic
(single crystal) integrated circuit which makes use of the
coupling occurring in bulk silicon by virtue of the existence
or non-existence of the plasma state of holes and electrons.
The linear image sensor is composed of the photodiode,
switching (output), and digital shift register sections. The
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Figure 2.8 PCD Linear Image Sensor Equivalent Circuit
[Ref. 5:p. 1]
(1) Photodiode Section . The light-sensitive
section consists of 512 p-n junction photodiodes which perform
both photoelectric conversion and charge storage. The
photodiodes are designed to have low dark current. This is
due to the buildup of charge when no photon source is present.
Figure 2.9 illustrates the photodiode construction.
The photoelectric conversion characteristic
of a light detector is determined by the ratio of incident
light intensity to output signal level. To improve the
performance of the detector in low light environments, it is
desirable to integrate the output over time rather than
observing the output directly. The PCD image sensors make
use of the integration process to improve low light
performance. Figure 2.10 illustrates the photoelectric
EP-SILiCONJ Wffiffll T 2 "
400 Hm
_i.











Figure 2.10 Image Sensor Photoelectric Conversion
Characteristics [Ref. 5:p. 8]
conversion characteristics of the PCD image sensor. The
incident exposure at the breakpoint of the linear portion of
the curve represents the saturation exposure. The output
charge at saturation is dependent on the junction capacitance
of the photodiodes.
The spectral response of the PCD image sensor
is a measure of the output response with respect to input
wavelength. The use of p-well construction limits the
sensitivity in the long-wavelength regions and centers the
maximum-sensitivity wavelength at 6000 A. The reduction in
long-wavelength sensitivity reduces the crosstalk between
adjacent sensor elements. Figure 2.11 illustrates the
spectral response of the PCD image sensor. MUSTANG utilizes
a fiber optic window resulting in greater light rejection at
the sensor input when compared to the observed response when
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Figure 2.11 Spectral Response of the Image Sensor
[Ref. 5:p. 8]
22
Image sensor resolution pertains to the
ability of the sensor to reproduce the details of an
observation. Since the photodiodes are mutually separated,
sampling theory can be applied to the relationship between
incident illumination and diode spacing. The light
illumination can be no more than half the spacing between
adjacent photodiodes. The resolution of the PCD image sensor
is also dependent upon the input light wavelength. As
wavelength increases, the photoelectric conversion takes place
deeper within the silicon substrate and as the carriers travel
toward the surface of the substrate, diffusion occurs which
allows for the leakage of photons into adjacent sensors (see
Figures 2.12 and 2.13).
A phenomenon, known as lag, occurs when the
output of the current scan is affected by residual charge from
a previous scan. Lag presents itself when rapidly-changing
incident light exceeds the sensor's capability to follow such
changes. Under static light conditions and when such rapid
changes of intensity do not occur, negligible lag exists.
The presence of measurable image sensor
output with no illumination is referred to as dark output.
Dark output is always present and causes a reduction in the
signal-to-noise ratio of the image sensor. Two types of
phenomena generate dark output. In the photodiode region,
dark output is a function of photodiode leakage current and
integration (storage) time. The photodiode dark current is
23
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Figure 2.12 Leakage of Photocarriers into Adjacent Pixels
[Ref. 5:p. 7]
Figure 2.13 Conceptual Representation of Wave Length
Impact on Diffusion [Ref. 5:p. 7]
very sensitive to temperature, doubling with each 7°C rise in
temperature (see Figure 2.14). Dark output is also a function
of PCD shift register leakage current and the signal readout
time for each element. For long storage periods, dark output
is dominated by photodiode leakage current. The greater the
integration period, the smaller the dynamic range of the image
sensor. As the storage time is reduced, leakage current from
the shift register becomes dominant. The linear region of
Figure 2.14 illustrates the dominance of the photodiode
leakage current and the nonlinear region of the figure








Figure 2.14 Dark Out Put Charge versus Storage Time
Temperature Dependency [Ref. 5: p. 8]
(2) PCD Shift Register Section . The PCD transfer
section is a digital shift register utilizing hooked
conductance transistors (HCDT's) which are sharp current-
controlled bistable switching elements with good on/off
isolation. These elements are aligned in a row along the
silicon substrate and they make use of the electrical coupling
within the semiconductor. Figure 2.15 illustrates the
transfer section equivalent circuit. The PCD shift register
consists of a common anode and independent cathodes. If a
discharge between a given anode and cathode occurs, the plasma
existing between these two electrodes will impact the area
around the adjacent cathode, reducing the discharge threshold
voltage. By externally controlling the cathode voltage using








Figure 2.15 PCD Shift Register Equivalent Circuit
[Ref. 5:p. 1]
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from one cathode area to the adjacent cathode. The
semiconductor implementation of this transfer method does not
require wiring and is the essential operating principal behind
the fast switching capability PCD shift register.
The HCDT's are separated from each other by
a maximum of one carrier diffusion length. The register
consists of an equivalent base, and independent emitters and
collectors. When V
BC and VE is applied, the current that flows
between the emitters and the collectors exhibit current-
control negative resistance characteristics. (Figure 2.16
shows the equivalent circuit for a single HCDT.) The voltage
Vp/ where the negative-resistance region begins, corresponds
to the HCDT on voltage. If the HCDT is on, the semiconductor
plasma occurring due to carrier accumulation will affect the






Figure 2.16 HCDT Equivalent Circuit [Ref. 5:p. 1]
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voltage. By injecting a controlling current during this
period it is possible to transfer the on-state to the adjacent
HCDT. A three-phase clock will be the source of the
controlling current. Clock selection for detector operation
must be considered carefully. If the clock pulse amplitude
is too high, the PCD shift register will saturate, rendering
the output useless (i.e., all light collection circuits will
discharge simultaneously) . Likewise, if the clock pulse
amplitudes are below the minimum threshold, the glow discharge
will not transfer to the adjacent cathode. The variation
between the maximum and minimum pulse level is referred to as
the operating margin.
To ensure stable PCD shift register
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Figure 2.17 Clock Driver Circuit [Ref. 5:p. 2]
temperature stability and efficient power utilization. At
high frequencies (>250 kHz)
, the P^/Cg pair is removed to allow
for stable clocking. In this case efficiency and stability
are sacrificed for speed.
(3) Switching (Output) Section . The output
section consists of a bank of lateral pnp switching
transistors (refer to Figures 2.8 and 2.18 for implementation
and equivalent circuit) . The video signal (output) is
generated when the PCD shift register sequentially addresses
successive switching transistors allowing the photodiodes to
discharge through the transistor collector, effectively
transforming spatial data into a series of signals. The
collectors of all switching transistors are tied to a common
video line and the output data becomes available for




Figure 2.18 Switch Section Equivalent Circuit [Ref. 5:p. 1]
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Two methods of data collection are possible.
The current-detection method of data collection uses a
resistive load tied to the video line. If the current-
detection method is used, the data will be represented by a
differentiated waveform. The output signal will be nonlinear
with respect to the input signal and signal processing must
be performed on the peak value of the wave form. The peak
value will have a time variation dependent on the output
level. If linear response or high accuracy at low output
levels is required, the current-integration method of
detection should be used. The integration method uses a
charge amplifier to integrate the total output signal
providing a rectangular wave shape which is easy to acquire
and analyze. The process of integration ensures linear
response by eliminating the time variation in the output
signal (i.e., the variation averages out).
b. Hamamatsu Low Noise Driver/Amplifier Circuit
Hamamatsu provides a driver/amplifier circuit with
a variety of useful control functions as illustrated in
Figure 2.19. The amplifier board provides the control signal
generation, the PCD clock driver required for stable
switching, and the charge amplifier required for signal
processing. The circuit is designed for interfacing with the
very sensitive image sensor and proper filtering of power
supplies results in low-noise operation (2700 electrons rms)
.
The driver/amplifier circuit requires only five inputs to
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VR1: Switching nolS8 cancellation ad|u3tment
VR2: Zero level aa|u3tment 1
VR3: Fluctuation (caused by oower supply) cancellation adjustment
VR4: Zero level ad|ustment 2
Figure 2.19 Block Diagram of Flight Qualified
Driver Amplifier [Ref. 5:p. 9]
control and operate the image sensor, thereby reducing the
complexity of user interface with the image sensor. The
required inputs will be more fully discussed in the section
on detector signals.
c. ITT Image Intensifier (F4145) [Ref. 7]
The image intensifier provides the mechanism for
coupling the low level ultraviolet radiation (1800-3400 A) to
the PCD image sensor. Initially, the image intensifier
accepts UV photons through a fiber optic window. Electrons
are produced when the photons enter the photocathode . The
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electrons pass through two microchannel plates in cascade
under the influence of high voltage resulting in highly
energetic electrons. The electrons are absorbed by a P-2
phosphor screen producing visible light over a visible
spectrum of 4750-6000 A. The high voltage can be controlled
through the use of a reference voltage which is variable on
the range 0-10 v. Adjusting the reference voltage to 10 v
will provide the maximum gain (4xl04 )
2. Detector Operation
Through the use of optics, the MUSTANG spectrograph
produces a spectrum over the desired wavelengths (1800-3400 A
at the instrument focal plane) . These UV photons are
converted (image intensifier) into an electron stream,
accelerated, and reconverted into high energy photons at the
wavelengths (4750-6000 A) required for image sensor operation.
The process of photon capture will continuously illuminate the
PCD image sensor. The image sensor output is controlled
through the application of a system clock and a start clock.
The system clock provides the reference for the three-phase
clock generated by the driver amplifier circuit. The start
clock provides the start reference for data output. The
frequency of the start clock will determine the integration
period; the greater the clock frequency, the shorter the
integration period.
3. Detector Signals
For synchronized operation, the detector requires two
input reference signals, the system clock and a reference
start clock. Two external reference signals are generated by
the detector to synchronize the two channels of available data
with the signal processing circuits. Figure 2.2 illustrates
the relative relationship of the control and serial analog
output signals. All signals are referenced to the system
clock. The system clock will operate at the same frequency
as the PCM encoder bit clock illustrated above in Figure 2.6.
C. POWER SUPPLIES
The rocket power system is composed of three independent
28 v unregulated busses (28+4 v) . The three power busses
consist of the instrumentation power system, the experiment
power system, and the door power system. MUSTANG utilizes
power from the experiment power system to provide analog and
digital power to the detector and the interface board. The
PCM encoder and Aydin Vector transmitter receive power from
the instrumentation power system. The door power system
provides the power to open the hermetically-sealed experiment
door after rocket motor separation and provides power to the
film advance motors utilized in the HIRAAS experiment. The
door power system is separated from the electronic busses to
ensure isolation of the motor-generated noise. A block
diagram of the power distribution is illustrated in Figure
2.21. Each component requiring power must provide individual
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Figure 2.21 Block Diagram of the Power Supply
35
power regulation if the unregulated bus specifications exceed
the limitations of the component. As mentioned previously,
the PCM encoder and the data transmitter will accept
unregulated 28 v dc power. The remainder of the MUSTANG power
requirements will be provided by a 5 v regulator (digital
power) , a +15 v regulator (analog power) , and a high voltage
regulator (image intensifier power).
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III. INTERFACE DESIGN
In Chapter II, The subsystems that provide data
acquisition and control were presented. These subsystems have
demonstrated operational reliability. The focus of this
chapter is the design requirements of the interface circuit
that couples MUSTANG to the sounding rocket telemetry and
control subsystems.
A. CIRCUIT DESIGN REQUIREMENTS
The interface design requirement can be simply stated:
given the analog output of the image sensor, design a system
that will reformat and store the image sensor data until
requested by the PCM encoder fnr transmission.
1. Signal Processing
The interface board must sample the analog serial data
generated by the image sensor and format the data so that it
is compatible with the PCM encoder. Three interface
alternatives were considered, two of which were feasible. The
alternatives considered were:
- Direct analog-to-digital (AD) conversion of the analog
signal performed by the PCM encoder.
- Sample and hold the significant elements of the analog
signal followed by AD conversion of the sampled data.
- Direct AD conversion of the significant elements of the
analog signal by an independent analog-to-digital
converter (ADC)
.
The physical positioning of the various rocket
components (see Figure 3.1) precluded coupling the MUSTANG
detector directly to the PCM encoder with the analog signal
lead for three reasons:
- There is significant signal attenuation since the signal
path is approximately five feet long.
- The signal lead would be forced to travel adjacent to
inherently noisy systems such as the film-advance motor
(used in HIRAAS) , various power supplies, and the attitude
control system.
- Given the data acquisition rate (Figure 2.20) and the
telemetry requirements (Figure 2.5), it is operationally
impossible to synchronize the generated analog signals to
the operational requirements of the PCM ADC.
The second alternative, sampling the analog signal at
the appropriate time and performing the subsequent AD





Figure 3.1 Sounding Rocket Configuration Block Diagram
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leading edge of the TRIGGER pulse, generated by PCD image
sensor, provided an excellent reference signal for the sample
and hold device. The generated TRIGGER pulse coincides with
the most stable portion of the image sensor analog signal (see
Figure 2.20). Once sampled, an ADC digitizes the stored
analog signal. Based on the system clock frequency of
200 kHz, the analog signal would require sampling every
20 Msec. The sample-and-hold device would be required to
;;rple and save the signal in the 5 ^sec corresponding to the
time that the TRIGGER is pulsed on. An independent AD
converter would be allocated 15 ^sec to complete the
acquisition process and perform the digital quantization of
the analoq data. The quantization accuracy of AD converter
is constrained by the PCM encoder which processes a maximum
of 10-bits/word.
The third alternative called for the direct AD
conversion of the analog signal. The analog signal must still
z^ s3-pled every 20 jisec; however, the sample-and-hold device
would not be used in this implementation. The ADC would be
required to digitize the analog signal during the 5 ^sec
period that the TRIGGER is pulsed on. This implementation
demonstrates the tradeoff between utilizing a simple circuit
(sample and hold device removed) and a more costly circuit
(faster AD converter).
2. Data Storage
The PCM encoder data transmission requirements (Figure
2.5) mandate that the 512 pixels of analog data generated by
the PCD image sensor in one integration period be processed
and transmitted every 51.2 msec. Furthermore, the PCD image
sensor operational requirements (Figure 2.20) demonstrate that
only 10.24 msec is required to process the 512 pixels of
acquired data generated each integration period. The storage
device must be capable of storing the generated data
independent of the PCM encoder data access requirements due
to the asynchronous nature of the acquisition and transmission
operations.
Two methods of data storage were considered. Random
access memory (RAM) was considered as a space-efficient
alternative allowing for easy access to a large quantities of
data. Secondly, a first-in/first-out (FIFO) memory device was
considered as an operationally efficient alternative allowing
for simple clock control of the read and write cycles. Each
device can be configured to perform the same asynchronous read
and write functions. The use of RAM requires the
implementation of an input and an output counter to indicate
the current write and read memory locations. Clocks may be
used to advance the memory counters as required. The FIFO can
utilize clocked inputs directly to asynchronously read and
write the data. One concern with utilizing FIFOs is that, as
a general rule, they do not have the data storage capacity
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found in RAM. The storage device must have the capacity to
assimilate the data accumulation as it occurs during the first
10.24 msec of each communication frame (see Figure 2.5). The
data accumulation occurs as a result of the differing read and
write data rates. The maximum required data storage is 384
words (10-bits/word)
.
3. Data Access by PCM Encoder
The PCM encoder will access the data as outlined in
Figure 2.5. To access all of the data acquired and stored in
one integration period requires 51.2 msec. The interface
electronics must "setup" the stored data ensuring the data is
available when the PCM encoder accesses the respective digital
data line. (Figure 3.2 illustrates the "READ" reference
signals provided by the PCM encoder.) The PCM encoder
requires a signal level of 3.0 v or greater (maximum 35 v) to
guarantee a logic "1" and a signal level of 2.0 v or less
(minimum -35 v) to guarantee a logic "0". An open circuit
input will be recognized as a logic zero. Once the data is
made available, it must remain stable for the one half word
period prior to the next word pulse (25 /xsec) . The
requirement for stable data suggests that a digital latch
would provide an appropriate interface between the memory
device and the PCM encoder.
4 . Power Sources
To complement the modular design concept, all of the





























via the interface circuitry. MUSTANG requires + 15 v to
support analog circuit operation, a 0-10 v reference signal
for the HV power supply, and 5 v to support digital circuit
operation and the HV power supply (Figure 2.21). The 5 and
dual 15 v power supplies are modular components installed in
the electronics section of the rocket.
Recent rocket experiments have verified that arcing
occurs when HV power supplies are operated in a partial
vacuum. The phenomenon of arcing is most probable as the
rocket transitions from the earth's environment into the
experimental environment (altitude of about 100 km) . Gasses
in the vicinity of the arc tend to ionize establishing
inconsistencies in the gasses and their constituents. These
inconsistencies will adversely impact the accuracy of the data
collected during the experiment. To reduce the risk of arcing
and subsequent experimental data degradation, NASA has
provided a redundant multi-function timer (WFF 30 Channel
Multi-function Timer) to control in-flight events. The
sequence of events is as follows:
- Program ON 1.0 sec
- Relay Reset ON 10.0 sec
- Relay Reset OFF 50.0 sec
- HIRAAS Experiment ON 60.0 sec
MUSTANG Experiment ON
- Door Open ON 66.0 sec
- Door Open OFF 90.0 sec
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- HIRAAS HV ON 110.0 sec
MUSTANG HV ON
- HIRAAS HV OFF 513.0 sec
- Door Close ON 517.0 sec
- HIRAAS Experiment OFF 523.0 sec
MUSTANG HV and Experiment OFF
- Program OFF 555.0 sec.
The event sequence timers provide control signals to relays
(Deutsch, see Appendix F for details) which, in turn, control
the power distribution. Chapter IV will discuss the operation
of the relay box in detail. [Ref. 8]
The 0-10 v reference voltage must be generated by the
interface board as no other source of variable voltage exists.
The reference voltage controls the MicroChannel Plate input
voltage and ultimately the amplification characteristics of
the image intensifier [Ref. 7]. Calculations by the NPS
Physics department have concluded that the reference voltage
should be adjusted to 10 v [Ref. 9].
B. FINALIZED CIRCUIT DESIGN
Figure 3.3 presents the design that functionally
interfaces the MUSTANG detector with the system telemetry.
The design can be segregated into four distinct functional
structures: data acquisition, data storage, data trans-
mission, and reference signal generation. Figures 2.6 and
2.2 illustrate the reference signals generated by the PCM
encoder and the MUSTANG detector respectively. Utilizing

selected reference signals (Figure 3.2) with the interface
design provides an operationally complete instrument.
1. Data Acquisition
Data acquisition is initiated by the FRAME clock
(Figure 3.2) . The FRAME clock pulse length is one word period
in duration (50 /usee) . The 54LS122 monostable triggers on the
rising edge of the FRAME clock and generates a 10 jusec START
pulse. To insure initialization of the PCD image sensor, the
START pulse must be at least 500 nsec in duration. A 10 jitsec
START pulse is required to meet the reset limitations imposed
by the memory device (explained in the next section) . The PCD
image sensor generates a TRIGGER signal which is synchronized
by the leading edge of the START pulse. The TRIGGER signal
is on for one BIT period (5 jusec) and off for three BIT
periods. The TRIGGER signal is synchronized to correspond
with the most stable region of the analog signal.
The leading edge of the TRIGGER signal triggers the
first monostable on the 54LS221. The monostable generates a
550 nsec ENCODE pulse (a minimum of 150 nsec is required)
which is used to initialize and trigger the HAS1202 ADC. The
HAS1202 will perform a 12-bit conversion in a maximum of
2.8 /isec. Although the ADC has a resolution of 12 bits, the
PCM encoder will process only 10 bits of data per word. The
nine most significant bits generated by the ADC will be stored
in memory (the memory can store only 9 bits) , the three
remaining least significant bits will be ignored. The 12-bit
AD converter was selected based on cost and availability of
the component.
2. Data Storage
The leading edge of the ENCODE pulse triggers the DATA
READY signal. The DATA READY signal will go high 60 nsec
after the ENCODE pulse leading edge. The DATA READY signal
will remain high until the AD conversion is complete (a
maximum of 2.8 jusec) . The falling edge of the DATA READY
signal will trigger the second monostable on the 54LS221 to
generate a 2 jxsec WRITE signal. The CMOS 512 by 9 bit FIFO
(IDT7201SA) was selected for the project. Selection, once
again, was based on availability and cost of the device. The
WRITE signal triggers the FIFO which, in turn, reads the nine
most significant bits of data from AD converter. The data
will "fall through" the FIFO and will be stored in the
subsequent unfilled memory location. The WRITE function is
independent of any ongoing READ functions.
As mentioned above, the required waveshape of the
start pulse is dictated by the reset requirements of the FIFO
(see Appendix I for details). Figure 3.2 illustrates that the
RESET signal is the inverse of the START signal. Prior to the
RESET signal going high, the FIFO requires the WRITE and READ
signals to be high for 120 nsec. The RESET signal must go low
for a minimum of 120 nsec to guarantee proper reinitial-
ization. Once the RESET returns high, the READ and WRITE
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signals must remain high for a minimum 20 nsec. To ensure all
the timing requirements associated with the resetting of the
FIFO are met, the RESET signal will remain low for 10 /isec.
3. Data Transmission
Data is read from memory as requested by the PCM
encoder. The READ signal is generated when the WORD clock and
the ENABLE pulse are "nanded" together. The inverse of the
READ signal is the LATCH signal which allows 9 bits of digital
data to be loaded into the output latch (2-SNJ54HC373) . The
PCM encoder allows a data setup time of 2 5 /xsec referenced to
the leading edge of the current WORD period. While the data
is being read, it must remain stable for the remaining 2 5 fisec
of the current WORD period. The current circuit configuration
will transfer data to the output latch in 5 /usee and allow the
data to remain latched and stable for 45 /xsec. CMOS latches
are used to ensure that the "logic 1" was 3 v or greater as
required by the PCM encoder.
4. Reference Signal Generation
A 10.0 v reference signal used to support the HV power
supply operation was generated utilizing a three-terminal
adjustable regulator (LM317LZ) . The regulator input is 15 vdc
and the input signal is provided via the HV control relay.
During the experiment, both the 5 v supply power and the
10.0 v reference signal will be applied simultaneously to the
HV power supply as described in the mission sequence of events
described above.
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C. POWER SUPPLY CALCULATIONS
Prior to flight, the power consumption mist be determined
:: ensure proper selection of flight rattenes. during the
design phase, power consumption was rased :r. the worst-case
(highest power ::r.s-;r.p:::n values provided by the respective
component databooks. This estimation was refined and verified
by measurement once the flight instrument became operational.
::r=:t measurements by a voltmeter scrcss the pever supply
output and an in-line ammeter established that 4 1 : ma at 5 v
and 12 I ~a at 15 v will re required tc support instrument
operation. Battery consumption was oalculated as follows:
Battery Consumption = 5 w Supply Power -
15 v Supply ?over (3.1)
= 5. :: watts - 6.44 vatts [3.2)
= 11.76 watts : . :
Supply is oalouiated from Figure 2.5.
approximately eight minutes of instrumentation power. The
anticipated total pever requirement HIRAAS and Mustang is
L20C ma at 23 v for a period of 460 sees. The combined
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Figure 3.5 System Bus Power Required to Support 15 v
Power Supply
Once the interface board became operational, the detector
and the interface board were ready for laboratory testing.
Further circuit development was required to couple the
detector and MUSTANG interface board to a system that
simulated the rocket PCM encoder. The simulated encoder and




IV. DESIGN OF GROUND SUPPORT EQUIPMENT
To support the testing and the alignment of the MUSTANG
instrument, Ground Support Equipment (GSE) was designed and
implemented. The GSE provides instrument support in two
operating environments. With GSE support, MUSTANG can be
operated in the laboratory where the instrument is tested and
aligned. The GSE can also be utilized for in-place preflight
testing to ensure the proper operation of both the instrument
and the sounding rocket telemetry and control system. The
block diagram provided in Figure 4.1 illustrates the possible
GSE options. To fully appreciate MUSTANG and the GSE
interface, knowledge of the sounding rocket electrical wiring
configuration is required.
A. MUSTANG WIRING DESCRIPTION
MUSTANG and HIRAAS are independently operated instruments.
The actual interfacing of the two experiments is carried out
in the electronics section of the sounding rocket (see Figure
3.1). Common wiring is provided by NASA from the telemetry
and control section to the electronics section of the rocket.
In the electronics section, the experiments are separated
ensuring experimental independence. Experimental independence













Figure 4.1 Block Diagram of GSE MUSTANG Interface
impact the operation of the remaining experiment. Figure 4.2a
illustrates the electrical wiring configuration reguired to
support the in-flight experiment [Ref . 10] . Operation of
MUSTANG in a testing configuration will be discussed in the
next section.
Five subsystems are mounted in the electronics section to
support MUSTANG. These subsystems are illustrated in Figure
4.2b and include:
- Power Supplies (designed by RSI)
- Relay Box [Ref. 11]
- HV Safety Jumpers
- 28 v Distribution Box
- GSE Interface Connectors.
I i> o.a>u.
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5v TD HV P22-4
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I5v TD HV P22-3
15v TD HV PlOl-G
Figure 4.2b Support Components Required to MUSTANG [Ref. 9]
Experimental power is provided by the sounding rocket 28 v
unregulated bus. The unregulated power is distributed to both
MUSTANG and HIRAAS through the 28 v distribution box. The
distribution box is the subsystem where the two experiments
are separated. The power supplies ( + 15 v and 5 v) convert
the unregulated power into the appropriate regulated power to
support MUSTANG'S analog and digital loads. The power is
routed via the relay box to the instrumentation (for details
see Figure 4 . 2c)
.
The relay box is controlled by the flight seguence timers
ensuring strict control of the instrument operation. The
relay box also splits the regulated power to achieve:
- 5 v instrumentation power
- 5 v support of the HV power supply
- +15 v instrumentation power
- 15 v support of the HV power supply.
The HV power supply must be carefully controlled to prevent
inadvertent energization while testing is in progress.
Previous experience by NRL researchers has verified that the
HV power supplies operate properly under total vacuum and at
Standard Atmospheric Pressure (STP) . If the power supplies
are operated under a partial vacuum, arcing is probable,
resulting in damage to the power supply and surrounding
electronics. Personal safety is also a concern when
considering the operation of HV power supplies. The
subsystems inside the rocket are closely situated and extreme
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care must be exercised to ensure that personnel do not come
in contact with energized components powered by a HV power
supply. To aid in the control of the HV power supply, jumpers
(connector 25) have been installed to interrupt the HV power
supply energy source. Finally, the relay box generates
monitoring signals which are transferred to the PCM encoder
(Chapter II) . These monitoring signals are incorporated into
the transmitted data stream and provide information on the
operational status of the various MUSTANG power supplies.
The GSE connector (connector 26) provides the required
interface to externally monitor data when MUSTANG is mounted
in the flight configuration. The connector also provides the
option of externally controlling MUSTANG when the PCM encoder
is unavailable to support flight configuration testing.
B. GSE GENERAL REQUIREMENTS
The GSE is required to support MUSTANG in a variety of
operational configurations. In the laboratory, the PCM
encoder control signals (see Figure 3.2) are simulated.
Laboratory testing is required for MUSTANG initial operational
testing and alignment. During rocket integration, operational
testing is required to analyze the performance of MUSTANG in
the flight configuration. The GSE allows for data
accumulation and evaluation in either configuration. The GSE
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1. GSE Functions
The GSE schematic illustrates eight basic functions
that the system can perform. These eight functions are listed
below:
- 28 v power supply to support operation of the 5 v and
+15 v power supplies
- 5 v internal PS to support GSE logic circuits
- Macintosh II computer interface
- ON/OFF control of the 5 v and ±15 v power supplies in both
the laboratory and flight configurations
- Clock select circuitry
- Flight configuration test interface
- Laboratory configuration test interface
- Visual data display.
The functions listed above will be described in detail in the
following two sections. These functions will be described in




GSE Conficruration To Support Laboratory Testing (refer
to Figure 4.4)
The Laboratory test configuration is required to
support interface circuit testing, MUSTANG alignment, and
power supply testing. The PCM encoder is not available in the
laboratory environment; therefore all laboratory testing
requires the GSE to simulate the PCM encoder. The PCM encoder
control signals are generated by the Macintosh II computer
5v and ±15v
Figure 4.4 Block Diagram Showing GSE in Laboratory
Test Configuration
running Labview software (purchased from National
Instruments) . Three interface boards, designed in two
configurations, are installed in the computer. The installed
configurations consist of:
- two Multi-function Input/Output (MIO) boards (NB-MIO-16)
- one Digital Input/Output (DIO) board (NB-DIO-32F)
.
The computer not only generates control signals, but digital
data acquisition is also possible with the bit clock running
at a frequency of 100 kHz or less. The MIO boards generate
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the simulated PCM encoder control signals and the data request
signals required by the DIO board. The DIO board is
programmed to acquire and plot 512 frames of 10-bit digital
data. Each frame of digital data corresponds to one element
of the 512-element PCD image sensor. For laboratory
operation, the clock select switch should be selected to the
computer position.
The GSE generates 2 8 vdc power at 1.5 A to support
testing of the mission power supplies. In the laboratory test
configuration, the power supplies are removed from the rocket
and are attached to the GSE via the 23' and 24' connectors.
In this configuration the relay box is not available to
control the sequencing of the power. Two switches (Laboratory
Power Sequencing) control both the HV power distribution and
the instrumentation power distribution. In the event the
flight-configured power supplies are not available, any power
supply capable of delivering the rated power may be interfaced
using the appropriate connectors at positions P23' and P24'.
The 23 v power supply also provides power to a 5 v GSE
internal power supply. The internal power supply provides
power for the GSE logic circuits and visual data display (10
Light Emitting Diodes-LEDs)
.
In the laboratory configuration, the GSE is interfaced
to MUSTANG utilizing the PG3-P401 1 jumper. In this test
configuration, the PCM encoder and the relay box have been
excluded. The computer will provide the control signals and
capture the digital data.
3. GSE To Support Pre-Fliaht Testing (see Figure 4.5)
Once MUSTANG has been integrated to the sounding
rocket, testing is performed to ensure proper operation of the
complete flight package. In this configuration the flight-
qualified power supplies are installed in the electronics
section as illustrated in Figure 4.2b. The HV power supply
jumpers (connector 25) may or may not be installed based on










Figure 4.5 Block Diagram Showing GSE in Pre-Flight
Test Configuration
sequencing of the system will be controlled by the system
timing relays. The PG3-P401' connector is not used and the
GSE is interfaced to the sounding rocket via the GSE Interface
Connector (connector 26) . The computer will not generate
control signals in this configuration, but the computer will
be available to collect data. The PCM encoder is required to
operate as it would in flight. Data transmitted by the rocket
may be compared to data accumulated by the computer and system
operation can be verified.
An alternate configuration is possible if the
telemetry and control electronics are not available for
testing. NRL has developed a 28 v power supply that can be
externally jumpered to the 28 v Monitor Board (see Figure
4.2b). The jumper at PG1 is disconnected isolating the PCM
encoder. The GSE generates a 28 v signal which can be
externally applied (see Figure 4.2c) to the relay box. In
this configuration, the system control signals will be
generated by the computer. Subsequent data collection will
also be performed by the computer.
C. GENERAL TESTING
Three basic test confiqurations have been presented.
Detailed analysis of Figure 4.1 suggests that a wide variety
of testing configurations are possible. The instrument can
be configured to support most any test configuration that the
current situation dictates; however, care must be taken to
understand the implications of an alternate test setup.
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V. CIRCUIT DEVELOPMENT AND TESTING
A. PROTOTYPE DEVELOPMENT AND TESTING
Prototype development was initiated by determining the
operating characteristics of the PCM encoder and the PCD image
sensor. Discussions with NRL, RSI, and NASA further defined
the operating requirements of the MUSTANG interface circuit
as discussed in Chapter III. Once the initial background was
completed and the desired operating characteristics were
defined, the original schematic for the system was designed.
The original system schematic was analytically tested to
verify the proper interfacing of MUSTANG and the PCM encoder.
The availability of electrical components, specifically the
ADC and the FIFO, required changes to be made to the original
schematic. Once the changes were implemented, circuit
operation was re-verified analytically. Successful completion
of analytical circuit verification led to the purchase of the
required electrical components (illustrated in Figure 3.3).
The initial operational circuit was layed out on a bread-
board and tested for proper operation. At this point in
development, the GSE was not available and initial testing was
performed using the test circuit illustrated in Figure 5.1.
A spare PCD image sensor was purchased and was mounted in a
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Figure 5.1 Prototype Interface Circuit Test
Configuration
sensor, utilized independently of the image intensifier, is
a visible light detector. The BIT clock was generated with
a Wavetek 11 MHz stabilized sweep generator operating at 2 00
kHz. The FRAME clock was generated with a Wavetek model 13
function generator operating at 18.5 Hz. The WORD clock was
simulated by tieing the TRIGGER pulse to the WORD clock input.
The ENABLE pulse was disregarded and the WORD clock was also
tied to this input.
Initial testing was performed to determine the linear
response of the AD conversion process and to assure proper
FIFO operation. Light Emitting Diodes (LEDs) were used to
determine digital data output. The detector output was
disconnected from the ADC input and a known dc input was
applied to the ADC input. The results of the test are
illustrated in Figure 5.2a. The response of the ADC was
linear but additive noise adversely impacted the AD conversion
of analog data (see Figure 5.2b). The observed noise
coincided with the edges of the BIT clock and it was apparent
that the BIT clock was radiating into adjacent circuit
components. The noise component, superimposed on the signal,
was a damped sinusoid (ringing) with a frequency of 10 MHz and
a maximum zero to peak level of 100 mv. The noise would damp
to zero in approximately 0.5 fisec. The initial circuit design
did not provide noise reduction capacitors between the power
and ground leads of each circuit component as suggested by
reputable authors [Ref . 11]
.
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Figure 5.2a Linearity Test for Prototype Interface
Circuit




















Figure 5.2b Expanded View of Linearity Test for Prototype
Interface Circuit
The testing of the bread board circuit validated the
MUSTANG interface design. Improved noise reduction was
anticipated by implementing a circuit board design and
utilizing noise reduction techniques.
B. INITIAL CIRCUIT BOARD DEVELOPMENT AND TESTING
The initial circuit board was designed with noise
reduction in mind. The following noise reduction techniques
were used:
- The high frequency noise, superimposed on the power leads,
was suppressed by establishing a high frequency ground
path using a parallel combination of 0.01 /iF and 10.0 juF
capacitors.
- Analog ground leads were separated from digital ground
leads and the ground leads were tied together as far as
possible from the interface circuitry.
- Each circuit component power lead was filtered by placing
a 0.01 fiF capacitor between the power and ground pins.
This capacitor was placed as close as possible to the
component to minimize lead length and subsequent
interference from adjacent leads.
The board was fabricated utilizing a milling machine designed
for cutting circuit boards. The testing configuration of
Figure 5.1 was utilized to validate the circuit design. The
testing results are documented in Figure 5.3. Comparison of
Figures 5.2 and 5.3 confirm the improved noise performance of
the initial circuit board over the prototype circuit
(discussed above in part A) . The influence of noise, on the
prototype circuit, resulted in nonlinear performance of the
three least significant bits (80 mv, 40 mv, 20 mv bits) . When
the initial circuit board was tested, only the least
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THEORETICAL CURVE INITIAL PC DOARD
Figure 5.3a Linearity Test for Milled Interface Circuit






Figure 5.3b Expanded View of Linearity Test for Milled
Interface Circuit
significant bit (20 mv bit) had a nonlinear response.
Oscilloscope measurements of the analog data signal revealed
that the peak to peak amplitude of the superimposed noise had
been reduced from 100 mv to 12 mv. The initial circuit board
reduced the noise by a factor of eight while maintaining a
linear AD conversion characteristic. [Ref. 11]
Close examination of the AD conversion timing sequence
verified that the conversion of the two least significant bits
was occurring 2.5 jusec after the leading edge of TRIGGER
pulse. The 2.5 /isec delay corresponded to both the falling
edge of the BIT clock and the maximum observed noise (see
Figure 5.4). Readjustment of the ENCODE pulse width (see
Figure 3.3) resulted in the AD conversion being completed
prior to the falling edge of the BIT clock. By advancing the
AD conversion, the adverse impact of noise on the digitizing
process was eliminated (see Figure 5.5). Validation of the
interface circuitry was now complete.
Upon completion of circuit validation, development of a
formal test circuit was initiated. The test circuit, known
as the GSE (see Chapter IV) , was developed to support a
variety of testing requirements. The GSE design was validated
by operationally testing a prototype constructed on a bread-
board. During this test, the Macintosh computer generated
all of the system clocks and collected the digitized video
data. The development of the GSE resulted in the ability to
MTIALLT THE TVO LEAST SKMFICAN BUS VERE
SAHPLED IN A VERY MISEY REGOJ RESULTING IN
BY SITING TIC ENCDDE PULSE «sec)
THE LEAST SIGNIFICANT BITSS VERf SAHPLED
WAY FROM THE NOISE REDUCING MUCH OF THE
ERROR PREVIOUSLY OBSERVED.,
Figure 5.4 Illustration of the Impact of the ENCODE Pulse
Width on Digital Data Errors








Figure 5.5a Linearity Test for Milled Interface Circuit
after ENCODE Pulse Width Adjustment
FINAL PC BOARD ANALOG TO DIGITAL
EXPANDED OBSERVATION
^S
Figure 5.5b Expanded View of Linearity Test for Milled
Interface Circuit after ENCODE Pulse Width Adjustment
acquire an accurate visible mercury spectrum. Figure 5.6
illustrates three spectrums which were obtained using a
mercury light source and the monochromator. The observed
mercury spectrum consisted of one green line at 54 61 A and two
yellow lines at 5770 A and 5791 A. With the light slit
completely closed on the monochromator, the dark response of
Figure 5.6a was obtained. From Figure 2.14, the expected dark
response at 2 5° C is 90 mv. The theoretical response of 9 mv
validated the observed response of 80 mv to 100 mv. In
Figures 5.6b and 5.6c, the light slit opening was varied to
confirm proper operation of the interface circuit and GSE over
the full range of light intensity.
During this stage of testing, it was determined that the
Macintosh computer, running in the Labview environment, was
incapable of accurately acquiring data when the BIT clock was
operated at a frequency greater than 120 kHz. By observing
the digitizing process with the oscilloscope, proper operation
of the interface circuit and GSE was confirmed with the BIT
clock operating at 200 kHz. Follow-on trouble shooting
verified that when the BIT clock was operated at a frequency
greater than 120 kHz, the computer could not retrieve all the
data sent to the interface circuit output buffer. At a BIT
clock frequency of 200 kHz, the computer would miss one third
of the data. The remainder of the testing was performed at
100 kHz, noting that the observed spectrum amplitudes would
be two times greater than the spectrum amplitudes observed at
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Figure 5.6a Dector Response with no Light Present
(Dark Counts)
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Figure 5.6b Visible Mercury Spectrum with Monochromator
Slit Partially Open
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Figure 5.6c Visible Mercury Spectrum with Monochroinator
Slit Open to the Point of PCD Image Sensor Saturation
200 kHz. The two-fold increase in spectrum amplitude is
directly proportional to the increased integration time. Once
the GSE testing was completed satisfactorily, the permanent
test equipment was fabricated as described in Figure 4.3.
C. FINAL CIRCUIT BOARD FABRICATION, INTEGRATION, AND TESTING
From the schematic used to generate the initial milled
interface circuit board, artwork for an etched circuit board
was fabricated. Two etched interface circuit boards were
purchased and populated (one board served as a backup) . A
flight chassis was milled from aluminum, and the interface
circuit board was installed in the chassis. NRL provided an
instrument mounting bracket that was a replica of the flight
mounting bracket. Research Support Instruments (RSI) mounted
the flight detector onto the replicated mounting bracket and
sent the assembled system to NPS. At NPS, the flight chassis
was secured to the mounting bracket. The final cable runs
were fabricated and installed. MUSTANG was now completely
assembled and ready to undergo the final phase of testing.
The final phase of testing was performed by operating
MUSTANG in a known ultraviolet (UV) environment. Testing was
performed utilizing the laboratory test configuration
described in Chapter IV (see Figure 4.4). A mercury light
source was used to illuminate the instrument resulting in the
spectrum recorded in Figure 5.7 (single spectral line occurs
at a wavelength of 2537 A) . The observed spectrum matched the
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Figure 5.7 Mercury Ultraviolet Spectrum
predicted wavelength response of a mercury spectrum thereby
validating the operation of MUSTANG.
D. SYSTEM INTEGRATION AND ILLUSTRATIVE PHOTOGRAPHS
Photographs of the integrated flight instrument system
have been provided in Figures 5.8-5.14. Additionally, sample
waveforms have been included for general interest. All
clocked waveforms were generated by the Macintosh computer
operating in the Labview environment. The following is a
brief synopsis of each photograph:
- Figure 5.8 illustrates MUSTANG configured in a laboratory
test environment. Pictured equipment includes the
Macintosh computer, GSE, 5 and +15 v power supplies, and
the detector
- Figure 5.9 illustrates the flight interface circuit
(fabricated and assembled at NPS)
- Figure 5.10 illustrates the 10 kHz WORD clock (bottom)
referenced to the 100 kHz BIT clock (top)
- Figure 5.11 illustrates the TRIGGER signal (bottom)
referenced to the 100 kHz BIT clock (top) . There are four
BIT clock cycles to each TRIGGER period
- Figure 5.12 illustrates the ENABLE pulse (bottom)
referenced to the to the 10 kHz WORD Clock (top) . There
are 16 WORD pulses for each ENABLE pulse representing the
16 WRITE commands required for each row of the
communication frame
- Figure 5.13 illustrates the AD conversion of the least
significant bit (bottom) referenced to the TRIGGER signal
(top)
- Figure 5.14 illustrates the FRAME period of 102.4 msec.
The pulse width is small (600 nsec) in relation to the
periodicity of the signal.
Figure 5.8 Detector and Test Equipment in Laboratory
Test Configuration
Figure 5.9 Flight Qualified Interface Circuit
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Figure 5.10 Computer-Generated BIT Clock (Top) and
WORD Clock (Bottom)
(Vertical Scale: 5 v/div, Horizontal Scale: 20 /xsec/div)
Figure 5.11 Computer-Generated BIT Clock (Top) and
TRIGGER (Bottom)
(Vertical Scale: 5 v/div, Horizontal Scale: 10 /usec/div)
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Figure 5.12 Computer-Generated WORD Clock (Top) and
ENABLE (Bottom)
(Vertical Scale: 2 v/div, Horizontal Scale: .5 msec/div)
Figure 5.13 TRIGGER Signal (Top) and the
Digitizing of the Least Significant Bit (Bottom)
(Vertical Scale: 2 v/div, Horizontal Scale: 2 jisec/div)
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Figure 5.14 FRAME Pulse (Period 102.4 msec)
(Vertical Scale: 2 v/div, Horizontal Scale: 20 msec/div)
By analyzing the photographs, the following conclusions
can be drawn:
- The WORD clock is properly synchronized to the BIT clock
- The TRIGGER signal, generated by the PCD image sensor, is
properly synchronized to the BIT clock. The TRIGGER pulse
width is 1 BIT period
- 16 WORD clock periods occur each time the ENABLE pulse is
high. The ENABLE signal has a duty cycle of 50 percent
- The least significant bit is converted by the ADC prior
to the falling edge of the BIT clock. The influence of
edge noise on the AD conversion of the analog signal is
eliminated
- The frame clock period is 102.4 msec.
The photographs documented the proper operation of the MUSTANG
interface board and the GSE.
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VI. CONCLUSIONS
The development and integration of MUSTANG afforded NPS
the opportunity to participate collectively with other
organizations in scientific research. The operational theory
required for MUSTANG was developed collectively by NPS
students and NRL scientists. The Office of Naval Research
approved the operational theory and recommended further
research. To support continued research, NASA approved a
sounding rocket experiment (36.053), scheduled for February
1990. The operational theory evolved into a detector design
sponsored by NPS and fabricated by RSI. NPS students actively
participated in the integration of the detector to both the
rocket platform and the HIRAAS instrument.
During the integration process, electronic circuits were
designed, prototyped, tested, fabricated and assembled by NPS
students and staff. The MUSTANG interface circuit design
evolved as follows:
- The PCM encoder and PCD image sensor operational
specifications were studied in detail to determine the
interface requirements.
- Operational limitations of the PCM encoder and the PCD
image sensor required that the data acquisition and data
transmission processes occur asynchronously. A schematic
was designed that would support asynchronous operation of
the PCD image sensor and the PCM encoder. The schematic
consisted of three monostables for waveshaping, one ADC,
one memory device, one reference signal generator, and the
required wiring to interface the detector to the PCM
encoder.
Using the schematic as justification, the prototype
circuit was built and tested. Testing of the prototype
validated the asynchronous design criteria; however, the
edge noise resulting from the BIT clock was excessive.
The excessive noise distorted the data contained in the
three least significant bits of the ADC.
The initial circuit board was engineered and fabricated
to validate the artwork for the flight circuit board and
to incorporate and test noise reduction techniques. The
noise reduction techniques consisted of:
- providing a high frequency ground for the power
leads.
- providing a high frequency ground for individual
component power leads.
- separating the analog and digital ground leads.
By using these noise reduction techniques, the noise was
reduced by a factor of eight over the prototype circuit.
The final noise reduction technique involved the
adjustment of the ENCODE pulse width. The pulse width
was shortened to 600 nsec ensuring the completion of the
AD conversion prior to the falling edge of the BIT clock.
- Based on the artwork produced and validated during the
development of the initial circuit board, two flight
boards were fabricated.
- To support testing of the flight boards in a variety of
operating environments including pre-flight testing, the
GSE was designed and built. Integrated testing of the
instrument in the laboratory environment validated the
proper operation of the interface board and the GSE;
however, the data acquisition routine did not function
accurately when the BIT clock was operating at 2 00 kHz.
The acquisition routine did operate accurately at 100 kHz;
consequently, the remainder of the testing was performed
with the BIT clock operating at 100 kHz.
The development and integration of MUSTANG afforded the
NPS students the opportunity to actively participate in
research beyond the scope of study that is achievable in a
classroom environment. Specifically, the MUSTANG experiment
90
provided the engineering student the opportunity to
participate in a program environment. Engineering issues of
concern included parts availability, production deadlines,
component compatibility, noise reduction, and subsystem
integration.
The opportunity for future engineering work related to
MUSTANG is uncertain. If the rocket experiment validates the
proposed theory, future experiments involving space-based
systems are likely. If the proposed theory is not validated
by MUSTANG, future research may be devoted to re-engineering
the instrument or re-developing the theory.
APPENDIX A
INSTRUMENTATION SYSTEM DESIGN REVIEW PACKAGE
This appendix provides specific technical information
pertaining to the following:
- Transmitter
- PCM Encoder Operational Configuration
- RF Link Analysis
- Detailed PCM Encoder Communication Matrix
- PCM Encoder Addressing List
- Comprehensive List of Flight Instrumentation.
June 5, 1989
MEMORANDUM
TO: Paul Buchanan. Payload Manager
FROM: Warren R. Dufrene, Jr., Instrumentation Engineer
SUBJECT: Instrumentation System Design Review Packaye for Payload 36.053
McCoy/Naval Research Lab
Introduction
This flight is planned to fly from WSMR in February 1990. The instrumentation
design is similar to 36.010 which flew from WSMR in February of 1986. An S-19
guidance system has been added for this flight. The PCM format has been
changed to accomodate the added data channels of the S-19 and new experiment.
The PCM system will run at 200 Kbit. Also, an electronic timer will be flown
this flight.
Telemetry System Desc-iption
The TM system contains a 200 Kbit PCM/FM RF link 2269.5 MHz. The PCM system
is a Vector MMP-600 series Micro-PCM encoder using 810-1 code. This link
contains all experiment data, S-19 data, ACS data, and TM housekeeping data.
The transmitter is a 5-watt Vector T105S.
and safety factor are asRF carrier deviation, IF and
follows:
video. bandv
PCM/FM Link (200 Kbit BI0-L)
Carrier Frequency
Carrier Deviation






A Vega C-Band radar transponder w1 1 1 be used for trajectory data. Associated
with this transponder is a 2-way power divider, two phase matched RF cables,
and two C-Band antennas mounted physically 180° apart.
Thrust acceleration data is obtained from two accelerometers mounted in the
thrust axis. One, a Setra 141A accelerometer is conditioned to a +30G -20G
range. The second, an Edcliff accelerometer, has a +17G -1G range and meets
the WSMR IIP Program requirements. A +5G Setra accelerometer will be used in
the X-Axis for lateral acceleration data.
Housekeeping data consists of the usual bus voltage monitors, pyro squib
current monitors, bus current monitors, and temperature monitors. Recovery
system, vehicle and ignition systems are also included in housekeeping data.
Please note the following attachments:
1. RF Link Analysis
2. PCM Measurement List
3. PCM Format
4. PCM Stack Arrangement
5. PCM Stack Module Addressing
6. MMP-600 Micro PCM E-Prom Program
Instrumentation Components List
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Transmitter Power = Watts (min.) in dBw = 5 Watts (Min) = 7 dbw
Diplexer Insertion Loss = -1.3 dB (Not Used)
Transmitting Antenna Gain = -6 dB WFF Microstrip 17.25" Dia.
Receiving Antenna Gain = [37.2 dB (Ilium. Factor 55%) -3 dB
-3 dB (Polarization Mismatch)]
31.2 dB (Antenna Gain for 10' Dish)




B) K = 1.38 x 10"
23 joules/°K
Boltzmann's Constant B = 1,000 KHz
= System Noise Temp.






(40°)5 +290 (1-6) 6 = Power transmission coefficient for
the transmission - line preceding
the pre-amp = .9




^DC^PA 1 + [T c /( 9PA x 9DC )] + [V ( 9PA x %C x 9 C )]
Pre-Amp Noise Temp
Down Converter Noise Temp
RF Cable Noise Temp
Receiver Noi se Temp
(220°K 9 WSMR)
10 Log 1Q (KT SB)
= -145.2 dB
Path Loss - 20 Log 1Q [4* FR)/CJ
20 Log J0 F*
+ 20 Log 1QR** + 20 Log 1Q (4, /C)
Speed of Light in Km/Sec = 2.9979 x 10 5 Km/Sec
Freq. in Hz = 2,269,500,000
Range in Km = 360 Km (Max Slant Range)
150.7 dB










PI 1 MSB Prog Event #1
10 LSB Prog Event #10





10 LSB Prog Event #20













PCM Measurement List (cont.)
Format
Label Data Description
Parallel Digital Data (cont.)
1 MSB Prog Event #31
! I I SI












































A4 Roll Resolver Uo
A5 Roll Resolver u>
A6 Servo Amp, S6y
A7 Servo Amp, S6z
A8 Servo Rtn, U6y
A9 Servo Rtn, U6z
A10 +15V
All -15V
A12 Batt 1 -18V
A13 Batt 2 +28V
A14 Batt 3 +8V






A21 Module Off Cmd
A22 Gyro Cage Cmd
A23 Gyro Uncage Cmd
A24 Gyro Pitch, Full Scale























PCM Measurement List (cont.)
Format
Label Data Description
ACS Data (con t.)
A39 Yaw Resolver





A45 Rig Heater (Roll)
A46 Rig Heater (Yaw)




A51 Yaw Fine Pressure
A52 Roll Fine Pressure
TM Housekeepi n 9
A53 ORSA Sys 1 Sig Mon
A54 ORSA Sys 2 Sig Mon
A55 ORSA H/S Dply Mon
A56 ORSA Pressure Mon
A57 Ign SCM 1, Ign, Des , Sep
A58 Ign SCM 2, Ign, Des, Sep
A59 B.B. Motor Chamber Press
A60 B.E. Motor Separation
A61 Lanyard Switch #1
A62 TM +28V Bus Mon
A63 TM +5V Mon
-:- Door +28V Bus Mon
A65 XMTR Temp
A66 PCM Stack Temp
A67 IIP Z-Accel (+17 -1G)
A68 Z-Accel (+20 -5G)
A69 X-Accel (+5G)
A70 TM Bus Current
A71 XPDR Bus Current
A72 Exp Batt 1 Bus Current
A73 Door Batt Bus Current
A74 N/C Breakwire
A75 Timer +5V





PCM Measurement List (cont.)
Format
Label Data Description
TM Housekeep ing (cont.)
A77 Exp Hi-Voltage Mon #1
A78 Exp Hi-Voltage Mon #2
A79 Exp Batt 2 Bus Mon
A80 Exp Aspect Relay Mon
A81 + 15V DC/DC Mon
A82 +5V DC/DC Mon
A83 Exp Spare
A84 Fi lm Advance Mon
A85 Door Position Mon
A86 Batt 1 +28V Mon
A87 Batt 2 Mon
A88 Door Open/Close
A89 Sequence Mon
A90 +5V Amp Mon
A91 + 15V Amp Mon
A92 +5V HV Mon
A93 Skin Temp Mon
A94 Timer #1 Data
A95 Timer 02 Data
A96 ACS Start Mon
Sample Rate
SPS
2 18 32 19
2 19 32 19
2 20 32 19
2 21 32 19
2 22 32 19
2 23 32 19
2 24 32 19
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A7 A6 A5 A4 A3 A2 Al AO
1 X X
1 X X
1 X X X X X
1 X X X X X
1 1 X X X X X
Sync #1 Inst 1 1
Sync #2 Inst 1
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Component Mfg Model Comments
S-Band Transmitter Vector T105S 2251.5 MHz
Transponder Vega 302C-2 C-Band
Transponder Ant PSL 7.015 Rams-Horn
Transponder Pwr Div Vega 853-C2
Thermisters Fenwall Isocurve 15K Ohm
Accel erometer Edcliff 7-101 +17 -1G, Z-Ax1s
Accelerometer Setra 141-A +20 -5G, Z-Axis
Accel erometer Setra 141-A +5G, X-Axis
Accelerometer Cond Box WFF --
Current Mon Boxes WFF
Current Sensors F.W. Bell MB-1020
Diode Logic Mon Box WFF
Pyro Mon Box WFF
TM Mon Box WFF
S-Band Antenna Ball Bros S/N 73, 74 (Built in Skin)
Timers WFF Electronic (Chui
or Daves)
Micro PCM Stack Vector MMP-600
Programmer Vector PR-614
Timer Vector TM-615P
Digital Par. Mux Vector PD-629
Analog Mux Vector MP-601
Quad Filter & Amp Vector FL-619A
Formatter Vector FM-618
A-D Converter Vector AD-606-HS
Power Supply Vector PX-628
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APPENDIX B
HAMAMATSU PCD IMAGE SENSOR TECHNICAL DATA
HAMAMATSU
TECHNICAL DATA
PCD LINEAR IMAGE SENSORS
S2300 SERIES
(50^m x 5.0 mm Aperture Size)
The S23O0 series PCD linear Imago sensors are monolithic
sell-scanning photodlode arrays designed specifically
lor applications In multichannel spectroscopy. The scan-
ning circuit Is constructed Dy a Plasma-Coupled Device
(PCD). This scanner Is a novel bipolar sialic shllt register
and Is operatabie with a single low power supply voltage.
PCD Image sensors feature low spike noise, large sen-
sitive areas, and high UV light sensitivity thai allow high
S/N ratios even In lowiight-level detection applications.
The photodiodes ol the S230O series are arrayed In a row
with 50 ym center to center spacing and 5.0 mm height.
The sensitive area Is twice as large as Ihe S2301 series,
thus well suited for low-ilghi-level detection requiring high
sensitivity. Three different numbers of photodiodes, 256
(S2300-256Q). 512 (S2300-512Q). and 1024 (S2300- 1024Q)
are available. Quartz glass Is the standard window material.
(Fiber optic window types are also available.)
FEATURES
• Wide photosensitive area; 50 urn * 5.0 mm
• Bipolar-type image sensor
• Wide operating frequency; DC to 2MHz
• Operatabie with low voltage, single power
supply
• Logic inputs (start pulse, shift clocks) are
TTL compatible (open collector type)
• Low capacltlve switching noise
• High UV sensitivity
• High output linearity and uniformity
• Low dark current and high saturation
charge allow a long Integration time for a
wide dynamic range even at room
temperature.
2Q, S23O0 I021Q. S230O-1024F
IMAGE SENSOR STRUCTURE
The PCD linear linage sensor Is a monolithic Integrated circuit con-
structed with pholodiode arrays. PCD shilt register and switching tran-
sistors for addressing the photodiodes. Fig.1 shows the equivalent cir-
cuit.
The PCD shlll register is a static type self-scanner that transfers an
addressing pulse along the chain driven by a synchronized three phase
clock. Each output pulse (negative polarity) from the PCD shllt register Is
then fed to the base electrode ol each p-n-p switch In the video circuit.
Photodiodes act as the emitters in those lateral transistors, and operate
In ihe charge storage mode. Therefore the outputs are proportional to
the product ol Ihe Illumination Intensity and repealed scanning period.
As shown In Fig. 1 . the equivalent circuit ol S2300 series is very simple,
no dummy photodlode Is necessary and the signal Is available from only
one row as a sequential output. Furthermore the unllormlly and purity ol
the signal Is high, making It possible to measure the light Intensity more
accurately with a simple peripheral driving and signal processing circuit.
Fig. 2 shows the sensor geometry. The photodiodes consist ol dllltised
p-type regions in n-iype silicon substrates. The charges generated in
these two regions are collected and stored on the associated P-N junc-
tion's capacitance during ihe Integration period. The p-lype dllluscd
region Is specially processed to have high sensitivity in the UV region
and lower dark leakage current.
T9 «saw H
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Storage Temperature -40 to M25-C
ELECTRICAL CHARACTERISTICS (at 25°)
NMtem* 1 Symbols S2300-256QMln. Typ. Max. S2300-512QMln. Typ. Max. S2300-1024QMln. Typ. Max. Units J
Supply Voltage ' Vcc 3 5 7 3 5 7 3 5 7 V
Driving Phase 3 3 3 phase




















Operating Frequency 1 DC 2 DC 2 DC 2 MHz
Photodiode Capacitance Cp 8 8 a pF
Video Line Capacitance Cv 25 40 50 pF
Power Consumption" P 30 30 30 mW
Photodiode Dark Current" | Id 4 10 4 10 4 10 pA
OPTICAL CHARACTERISTICS
Spectral Response (20% of peak) 200 to 1000 nm
Wavelength ol Peak Response 600 nm
Saturation Exposure Esat" 50mlux sec.
Saturation Charge Qsat 37 pC
Sensitivity Uniformity" within ±5%
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Two Vo are connected Inside the
Vcc Power Supply Voltage
GND Ground (OV)
St Start Pulse Input (TTL compatible)
« Clock Pulse Input (TTL compatible)
EOS End ol Scan
Negative CMOS compatible.
Obtainable at the clock timing just
alter the last element Is scanned.
NC No Connection




?2tfKMMMI JS2300?$.2680$ *S2300?£6120; $S2300j£1024Q
Number of photodlodes 256 512 1024
Pitch ||,ni) 50
Aperture (>jm) 50 " 5000
Number of pins 22 | , 28 ! 40
Window material* Quartz
Net weight (g) 4 | 5 | 8
•Fiber optic window available.
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PCD LINEAR IMAGE SENSOR S2300 SERIES
DRIVING AND AMPLIFIER CIRCUIT
The clock pulse timing and circuit parameter requlrments
for driving the S2300 series PCO image sensor are
shown In Fig.6 and Fig. 7. To operate the PCD shift
register requires a start pulse to Initiate the scan and
three phase clock to drive sequentially. The polarity of
the start pulse has to be negative and the clock pulses
must be positive. These pulses are TTL compatible. The
start pulse needs at least 500 ns duration time and a
minimum of 200 ns overlap with the clock pulse * i to
start the scan. It Is not always necessary to overlap
clock pulses each other, but if a gap of more than 100 ns
Is presented, scanning will disable.
An open collector type TTL Is used to drive the PCD
shift register. The voltage level of the start and shift
pulse are determined by Vs and Vsh respectively. To
provide stable operation of the shift register, It Is
necessary to select an optimized Injection current con-
trolled by resistances R, and R 2 . Typical values of these
driving parameters are shown In Fig. 7 and the electrical
characteristics table.
To detect low light levels with good linearity, video
current Integration with a charge-amplifier Is recom-
mendable. Fig. 7 shows this type of signal extraction
with this circuit, the charge-amplifier is reset to ground
prior to address each photodiode multiplex switch.
When the switch is closed, signal charge flows Into
capacitors in the integration circuit. The output wave
form Is a box car shape.
Figure 6: Timing diagram (3 phase drlva) Figure 7: Driving and ampullar circuit
e operalable will- e same supply voltage.
RELATED DEVICES
•S2301, S2304 Series PCD Linear Image Sensors
Hamamatsu provides other sensor geometries for the PCD linear Image sensors. The S2301 series has
photodlodes of 50 urn * 2.5 mm and the S2304 series has those of 25 um * 2.5 mm. Types with 128 to 1024
photodlodes are available.
•Driver/Amplifier Circuits for PCD Linear Image Sensors
Driver/amplifier circuits for PCD image sensors are available. These circuits need only a start pulse, master
clock pulse, + 5V and ± 15V power supply to drive the PCD Image sensor. The video output Is a voltage output
processed by a charge-amplifier. Pulse generator (or these driver/amplifier circuits and data processing unit
for A/D conversion are also available.
HAMAMATSU
). So « agio. Bridgewati
Fwci: Hamamalau Photonics F
J 0880;09IO. Telephone: 201
grischlng n.n Ammorsoo. Tol<
ilophone; (I) 46 554 758. Fax:
APPENDIX C
HAMMAMATSU DRIVER AMPLIFIER TECHNICAL DATA





OPERATING INSTRUCTIONS FOR EVALUATION HOARD
GENERAL
This is low noise driver/amplifier circuit for Hamainatsu PCD Image Sensors
(S2300-512Q..-512F).
The PCD image sensor is a monolithic self-scanning phol.odiode array. Its scanning
circuit is constructed by Plasma-Coupled l)evice(PCD).
This driver/amplifier circuit provides a scanning pulse "Start" and a three phase
clock "
<fi 1, <f> 2, <f> 3" to drive the PCD image sensor, and includes a charge-amplifier to
output the video signal "Video Data" in the churge integration mode.
FEATURES
# Simple operation; a start pulse, n master clock pulse, +5V and ± 15V required.
# Low noise configuration.
# Structure allows for easy cooling and optical alignment.
SPECIFICATIONS
INPUTS ; Supply voltage: + 5 Vdc at 150mA
+ 15 Vdc at 25mA
-15 Vdc at 25mA
Start: TTL pulse, positive level sensitive. Minimum duration GOO usee.
Used to initialize the circuit and initiate the shift register in the
PCD image sensor.
CMC TTL pulse, rising edge sensitive. Maximum frequency 250 KHz.
Used to syncronize the circuit and the shift register in the PCD
image sensor.
OUTPUTS ; Trigger: LS-TTL compatible, positive pulse.
Available as a start signal for S/H and A/D conversion (optional).
H-EOS: US-CMOS compatible, negative pulse.
Available immediatly after scanning at the last pixel is completed.
Can be used as end of A/D aquisition.
Video Monitor: Negative voltage output.
This output is the integrated PCD video current signal.
Video Data: Positive voltage output.
It is the processed signal of the "Video Monitor".
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Setup for the evaluation system is shown in Figure 1.
1) Power supply connection
Power, as specified under specifications, must be supplied to the driver/amplifier
citcuit inputs.
2) Pulse generntor connection
The "Start" pulse and the "CLK" pulse, as specified under specifications, must be
supplied to the driver/amplifier circuit inputs. (C2335 " llumamatsu Pulse Genera-
tor " available and can be connected to the two timing inputs respectively.)
The integration time is preset by the "Start" pulse interval while the readout time
of each pixel is preset by a "CLK" frequency.
3) Oscilloscope connection
The "Start" pulse input (from C2325 or other clock) is connected both to the C2325
board and to the FXT. TRIG, input of the oscilloscope.
The "Video Data" signal output is the connected to the input of the oscilloscope.
4) S/H and A/D converter connection (optional)
The "Trigger" pulse output can be used as the logic input of S/ll and A/D




The driver/amplifier circuit assembly is shown in Figure 2.
REMARK: Use an oscilloscope to monitor the "Video Monitor" or the "Video Data" signal
output without any light being illuminated on the photodiode array.
1) Zero level adjustment 1:
Adjust VR2(100K Q ) until the reset level comes to oscilloscope ground level.
k— Reset, period
GNU Love)
2) Fluctuation (caused by Power supply) cancellation adjustment:





3) Switching noise cancellation adjustment:





4) Zero level adjustment 2:
Adjust VR4(10K Q ) until the clampling level comes to oscilloscope ground level.
—A U— Clampl ins peric
before adjustment




If the evaluation Bysten
1) Are the "Start" pulse and the "CLK" pi
inputs as prescribed under specificati<
t operated, regularly check the following items:
pplied to the driver/amplifier circuit
2) Is the scanning pulse " Start" supplied to the PCD image sensor ?
3) Is the high level of the three phase clock ( <f> I, <f> 2, <f> 3) according to "Figure 3
Timing Diagram" ?






















Pin configurations and package outlines of PCD Image Sensor are shown in Figure A-
l—u.J





Vcc Power Supply Vollage
GND Ground (OV)
SI Start Pulse In ut (TTL compatible)
Clock Pulse In put (TTL compatible)
EOS End ol Scan
Negative CMOS compatible.
Obtainable at the clock timing |usl
alter the last element Is scanned.
NC No Connectlo
This should t e grounded.
Parameters S2300-512Q S2300-512F
Number of pho tod i odes 512
Pitch (u*) 50
Aperture lua) 50 x 5000
Number of pins 28
Windov material Quartz Fiber optic plate
Net weight 5g 13. Gg
Figure A-l Pin Configurations and Package Outlines of PCD Image Sensor
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Proximity Focused Channel Inlenslfler Tubes
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ol HillInpul window mill > |)l»nopl«iiij filifr ii|illc uulpul hIihIiiw.
I.i pf arc (ilralilr. I lie F 414-t I; capable n( being f>nird on, ullhln 5
iiaiimecoiith alirr ii|*|tllmfl«iii ol ilit iMt puhc, li) mildilng ilic Inbcrcnll) Im*
ciIIhhIc lo nilrroclidiiiirl plate (M( I') Inpul milage.
<;kni;hai. i:iiaha( ikiiisiks
I1.olocalln.ilf:
Spectral iMptuin (N..ic I) «-20
Ptnk inputiif 450-550 iiauomelcri
Window (Noie 2) plaiiiiplnno gla.«
I 'In.
t (Note .1) l'-20. I iiinliil/fdSpectral rcspi
l*t«k rctponte 51" vii nanometeri
Window I>'«"" 'll)ft uplie
I'netnlne. melhml riualmll)
Operating putltion A »>
Maximum Irmpriniiirr (iiuii-iipetnllitf) 65* <:
Magnification I:l
I VI'ICAL I'F.lllOlt.MANfi:C IIAHACIKiUSUCS (lot ipcdlled milage)
Supph »«ilt«pr» UC (Nult 4)
Ih.nplioi-ln-MCT 5 to 6 KV
M( p umomoo \niii
I'lM.KKalliiiiie io MCI'
'.'. IMMo 2UII Vnlli
Cmli-Mlf I.iiiiiIiiiiim \ri.Nlil.lij:
1 iplcal 225 /.rr/bmrtii
Minimum 125 /ia/limieii
I i.ii.l.ium gain, tailal.lr (Note 5) m'-lir
Mailmum I JrIiI l.ewl (Note 7) 5 X H>'« fmilramlld
llendution range (Note IS) IH 20 lfncpoln/mm
Kipihaletil brighiucM Inpul iMaiimum) 2 X IO"" lumen* em1
Ij.gli.rtilne. ami nppllr.ill.iin ••
utilaiiicil li) cntilnclfng Meclri
LICF.NSE IS UFQUIfcEU





hevo/og ELECTRO-OPTICAL PRODUCTS DIVISION
R1M4, F4 145, F415U
NO IF. I Oilier phuttKiilirtdM t\»llmile un iiirrial imlrr. Inrliidt llic S
pro.hle flrlrellnn «nJ conversion of I. fM /Minimis, mid C* 1 '. f"»' calhinl
«,htI.I UV apptfcalfon*.
NO I E 2 Fiber optica, unmlr. Mgl '. or oilier material' i>»il«Ulf on i\
NO IE 3 Olhcr phosptton available mi n*tM meter.
NO I K * r»»er SuppMn tail Ik an li.lr S r.l |iail ..I Mie lube amtllblf. Cat
mill DC poncf tupplta are a.nllalile ii
NOTE 5 Defined u Hie ratio of Hie lull
KtKn I" Hif l<»l»l liniiliinin fliu liiclilrnl i
2,85-1'* K tungsten lamp, mid measured n
Input le»el of IXI0-* fie Incident on Hi
focused channel Iniemlilrr lube proiiilri
ndcroclimincl plait 'ullage.
NOTE 6 llicrc h .... <iee.aiUiO.il of resolution (nun rriilrilordge nf screen.
llMohillon Is measured nllh 5 X \(r' foolcamlln mi llie phoinraihode lo
drlermlnt llmilinit, or 5 per cent M I I' I • •» clt fill. « UK) ,k-i crnl co.iliasl Imgfl.
NO IF. 1 For eoiilliiiioiM operation; IIUl snlue may be wietil urilm ul
magnitude higher fur pulsed operili.ni.
NOIL I Mailmmri oulpul brighlnm lhal cam be achieved from llirse lubes
«ill range from 1-2 FoollemherU under U.C. opcrallne conditions.
iiIiiiiid Ihu fimn the phosphor
r |i|.i.l.iriihoile from • slaiidnid
plii.li.niriei as ii I vii r nllh mi
ilurallindc. I lie I IT proximity







































K\CP POItNIIAI. (VOL IS)
HEVG/OG ELECTRO-OPTICAL PRODUCTS DIVISION ITT
F4144, R145, R1U0
IJImriiriouil [)«(« 18m i F4I4-I 25iiiii r-ii45 I0,„i . [-'4150 Uru'H
A Mixlmiim dlimclti 45 5J 71 mm
(nllh polling)
3 length (nominal) 21 II 24 mm
C livable llK.i<K«iiii»«J f Arxrluie 11 15 40 mm
I) livable Screen A|Kf urc IB 25 40 mm
Pulled Wright 60 105 215 puna
ELECTRO-OPTICAL PRODUCTS DIVISION ITT
3700 East Ponilac Street
P.O. Dox 3700
Ton Wayne, Indiana 4G0OI



















4.0 TYPICAL OPERATING VOLTAGES
Cathode to MCP Input
MCP input to MCP output
MCP output to Phosphor
* voltages for

















(3 ^10 ke- gain









4.1 MAXIMUM OPERATING VOLTAGES »»
Cathode to MCP input 100_ volts
MCP input to MCP output I7U0 volts
MCP output to Phosphor 5K_ volts
** voltages for 40 ke- gain
4.2 Use with power supply
Model I 200057 S/N 0110
Power supply set so that when Vcontrol - 10.0 V,
Vmcp 1700 V. The product of the photocathode
current and the MCP gain must not exceed
0.1 uA/cnT.
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-PROXIMITY FOCUSED CHANNEL INTENSIF1ER TUOE-
Tube S/N XXII 0966 Tube Type HH5 Date 09/28/09
MCP Conductivity 3.3 x 10" G amps 9 IK volts
Photocathode Sensitivity
_
fl/A ua/L 9 Lumens
Photocathode Type/Window CsTe, q Phosphor Type P-20
Photocathode Voltage 100 Phosphor Voltage
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APPENDIX E
AYDIN VECTOR TRANSMITTER TECHNICAL DATA
»lMAYDIN 7YV VECTOR T-100-TV SeriesUHF Video Transmitters
. Available in 2. 5 and 8 Waits Minimum Power
. Video Response
. Wideband Deviation
• Internal Power Line Regulator
. internal Output Isolator
. Meets IRIG 106-00 Standards
The Vector T- 1 00-TV Senes are solid-state, crystal stabilized,
true FM telemetry transmitters capable of transmitting
analog or digital multiplex signals. These transmitters are
designed lor extremely reliable operation when subjected
to the severe environmental Might conditions ol missiles,
space vehicles and aircraft.
The internal modules (modulator, series regulator, power
amplilier. multipliers and filters) are housec in separa e
machined enclosures to maximize RF isolation. Com-
ponents are derated from the manufacturers rated values
and all semiconductors undergo 100 Hrs. burn-in at
100"C. to insure reliable operation while meeting the





















1710 to 1850 MHz
1435-1540 MHz









10 Hz to 6 MHz ±1.5 dB
(to 10 MHz optional)
Optional pre-emphasls In
accordance with CCIR-405)
±6 MHz/V rms (Increased
sensitivity optional)
2.0% max 8SL lor ±6 MHz
deviation







Voltage: 28 ±-1 Vdc
Current:
T-102-TV 1.0 A max
T-105-TV 2.0 A max
T-108-TV 2.5 A max
Reverse Polarity Protection: Yes
Power Return: Power return common lo
case
ENVIRONMENTAL SPECIFICATION
All performance specifications will be met under the
following conditions.
Temperature:
T-102-TV -25X to +85°C baseplate
T. 105.TV -25X to +80X baseplate
T . 108-TV -25"C to +703 baseplate
extended range optional
20g, 20 to 2.000 Hz. 3 axis















16 ounces/0.45 kg max
11.5 Cu. inches/188548.0




males with SMA male






S and l-band, specify center
frequency
10 Hz to 10 MHz.












QUALITY CONTROL AND PRODUCT
ASSURANCE
The Vector T-100-TV Series transmitter is manufactured
under strict Quality Control procedures in accordance
with the requirements of MIL-Q-9859A. Additionally, all
semiconductors and integrated circuits are used in the
T-100-TV are subjected to intensive component pre-
conditioning procedures. Each assembled unit is fully
tested to a comprehensive Acceptance Test procedure
which includes full performance testing at the thermal
extremes.
Vector has participated in numerous "hi-rel" aerospace
programs which have required exhaustive component
screening, preconditioning and selection procedures.
These "hi-rel" procedures or specific customer generated
requirements can be invoked in the manufacture of theT-
100-TV series transmitters if necessary.
ORDERING INFORMATION
When ordering specify series number and exact operating
frequency in megahertz. For special applications or
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APPENDIX F
POWER SUPPLY TECHNICAL DATA
RSI RESEARCH SUPPORT INSTRUMENTS. INC.00 10 QEAVFn DAM nOAD. COCKEYSVILLF MARYIAND 2 1031^•HONE JU1-781>-625U FAX JO 1- 785 - LfcJilH
Item No. 0001 AK
LOW VOLTAGE POWER SUPPLY
RSI MODEL 428-211
The RSI Model 428-211 is a low voltage power supply which
operates from a nominal -28VDC input. The output of the unit is
*5V and provides up to 1000mA. A current limited output monitor
is provided in parallel with the output voltage.
The input is series diode protected against inadvertent
reversal of the input power linu. Heat sinking of the case is
recommended for full power operation.
SPECIFICATIONS:
Input Voltage «21VDC to *34VDC
Input Current 70mA (no load)
500mA (1000mA load)
Output Voltage »5V (»-5X)
Output Ripple < 50mV
Output Spikes < 75mV
Efficiency >30X at full load
Converter Freguency Nominal lOKHz
Operating Temperature -20 C to -70 C
Storage Temperature -40 C to -85 C
Line Regulation 02X./V (no load)
MECHANICAL:
Dimensions 1.0 in.X 3.0 in.X 3.5 in.
Weight 300 grams
Mounting Four (4) size six clearance
holes
Connector Cannon DAM 15P
OPTIONS:
Voltages other than *5V upon request,
Potting or conformal coating upon request.
Re?se<=ir cl~i ^> «_». fz» \fZj <-• v t I nst t-arnent s
? s ^ r^ ts- c=><=. v- -t
<*/ <=. JL t ,=* g «s PJ.;
Model Number- h26-21 1
IriDut
_£Q.uJJ_V
Input Input Out 3Ut Output Mom iter Output
Volt«g» Current Volt*g» Currtnt Output Rippl*
( V ) < rnfl ) ( V ) < tnfl ) < V ) ( rnV )
28 38 5. 24 o 5. 24 20
£8 74 5 23 lOO 5 23 20
£8 108 5 21 200 5 21 25
2a 1 ^7 5 20 300 5 20 20
23 137 5 13 400 5 18 25
2s 224 5 17 500 5 17 25
£8 259 5 16 600 5 16 30
.28 297 5 14 700 5 14 25
£8 337 5 12 800 5 12 25
28 330 5 1 1 900 5 1 1 30
28 A20 5 09 1000 5 09 30
9i.n—« C/^-^
Disk: WDt est Fiie:wpl225
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R51 RESEARCH SUPPORT INSTRUMENTS, INC.10610 BEAVER DAM ROAD. COCKEYSVILLE, MARYLAND 21030 'PHONE 301-785-6250 FAX 301-785-1228
Item No. 0001 AL
DUAL TRACKING LOW VOLTAGE POWER SUPPLY
RSI MODEL 441-193
The RSI Model 441-193 is a dual tracking low voltage power
supply which operates from a nominal *28VDC input. The outputs
of the unit are complementary ( + 15V and -15V) voltages, each
capable of providing 400mA, which track each other under various
loads. A current limited output monitor is provided in parallel
with the output voltage.
The input is series diode protected agai.nst inadvertent
reversal of the input power lines. Voltages other than 15V can
be supplied upon request. Heat sinking of the case is
recommended for full power operation.
SPECIFICATIONS:
Input Voltage -24VDC to *34VDC
Input Current 70mA (no load)
840mA (400mA load)
Output Voltage -15VDC 400mA
-15VDC § 400mA
Output Ripple Less than 25mV
Output Spikes Less than 150mV
Efficiency 60X at full load
Converter Frequency Nominal lO.SKHz
Operating Temperature ..-20 C to *70 C
Storage Temperature -40 C to -85 C
Line Regulation 0.02X/V (no load)
Load Regulation 0.01X/V (400mA load)
MECHANICAL:
Dimensions 1.0 in.X 3.0 in.X 3.5 in.
Weight 212 grams
Mounting Four (4) size six clearance holes
Connector Cannon DAM-15P
OPTIONS:
Voltages other than 15V upon request.
Potting or conformal coating upon request.
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RECEIVED OCr - 3 1969
' HV POWER SUPPLV GEN II
Grounded Anode
Gen II intensifiers
































.•1 mc p voltage control
o Grounded Anode Gen II outputs
o Adjustable cathode, mcp-iri, mcp-out, arid ABC Jevel
o Ext MCP voltage control









min adjustable range 100 to 240
cathode series resistance 1
voltage controllable to 2kv max
max load current 20
adjustable 3000 to 6500
brightness current limit .05 to 5
ground return potential
operational - 55 to + 70
4-40 inserts bottom surface corners
Grounded Anode Gen II
07-27-86
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Test Data at Delivery S/N :
_IZ(J_Q___ Date : Jz/OL-SJL
Cathode voltage & no load
Cathode voltage 1M
Mcp-in voltage @ 300M @ Cv=10v
3. (icp-out voltage no load
8 1 uA load
4. Rabc set value
ABC adj pot set for I-limit of
5. Input current. 8 +5vdc ss
6. Burn-in













PS 200057 grounded anode standard GEN II
ral
The model 200057 power supply is a small DC to DC converter which
converts +5 vdc to multiple HV dc outputs for use by a Gen II image
intensifier tube. The outputs are line regulated, and each is
independently adjustable. The power supply circuitry is fully
potted in an RTV encapsulant due to the high internal voltages
generated, and due to the small size of the power supply.
Manufacturer : GBS Micro Power Supply
6155 Calle Del Conejo
San Jose, California 95120
408-997-6720
2.0 Power Supply Inputs
The following inputs are available and marked on the power supply.
+5 +-.5 vdc
to +10 vdc
1. Input voltage terminal
2. Input voltage return terminal (gnd)
3. Voltage control terminal
4. Cathode output adj pot
5. MCP-IN output adj pot
6. MCP-OUT output adj pot
7. ABC limit fine adjust pot
8. Rsel resistor for gross ABC limit adj
3.0 Output Connections





typically -.175 vdc with respect to
th-: MCP-IN output, lead
typically .-1500 vdc with respect, to
the mop-out output lead
typically -6000 vdc with respect to
the screen output lead
Gnd, and tied to the +5 return
internally in the power supply.
4.0 Voltage Control
The MCP voltage applied to the intensifier, is provided by the
MCP-IN and MCP-OUT outputs, which is tor-mod the MCP voltage.
This voltage can be remotely varied from approximately -400 vdc,
( the oscillator drop out Level ), to -2000 vdc, by varying the
voltage appLied to the voltage control terminal from to +10 vdc.
The +10 vdc results in -2000 vdc MCP voltage. An open at the




The -2000 vdc MOP voltage when the control voltage is at +10 vdc
,
can be lowered to near -400 vdc by adjusting the MCP-1N adjust
pot counter clockwise. CW increases MCP voltage toward -2000.
CCW reduces MCP voltage toward vdc.
5.0 Cathode Output
The cathode output is adjustable via a trim pot. CW increases
the output to -250 vdc. CCW reduces the output to -100 vdc.
A cathode current limiting resistor ( 1 Gigohm ) is internal in
the power supply, and will drop the cathode voltage as excess
tube cathode current is developed in high illumination conditions.
When the cathode current, under these high current conditions,
falls to approximately -3 vdc with respect to the MCP voltage,
a diode in the power supply, shunts the 1 Gigohm limit resistor,
with a 22 Megohm resistor, thereby extending the cathode current
availabe, before eventual tube cutoff.
The cathode output is typically -175 vdc with respect to the
MCP-IN output, but. it is stacked on the other power supply outputs,
so that with respect to ground, the potential on the cathode lead
is approximately -8000 vdc. This high voltage is usually a source
of trouble when operating the power supply, as leakage to gnd may
often readily develop. This leakage will be treated by the power
supply as ABC current, which is an instruction to the power supply
to lower, or shut off the MCP-IN voltage. Caution is recommended
in the testing of the power supply, and in the tube connections.
6.0 MCP-out Voltage
The MCP-out is the votage provided for the in tens if ier screen,
and is -6000 vdc typically. This output is connected to the MCP-OUT
intensif ier lead. CW adjustment of the trim pot increases this
voltage to -6500 vdc. CCW decreases the voltage to -3000 vdc.
This high voltage is developed in the power supply by a stack of
voltage doubler circuits. This multiplier circuit, is resistor
returned to grid, so that any tube screen current flowing at any
time, must, pass through the resistor. A voltage is developed across
the resistor, and is proportional to the tube screen current.
The voltage developed, is compared to an ABC limit setting, and
will shut down the MCP voltage to the tube, if the threshold level,
is reached.
The R-select resistor ( externally available as Rsel ), is used to
sense the tube screen current, as 'described in paragraph 6.0.
The power supply comparator for ABC, has a threshold level of 1. vdc
and will shut down the MCP voltage when the Rsel voltage reaches
this 1 vdc threshold. The choice of resistance for Rsel, then can
determine at what tube current, shutdown is desired. Typically,
Rsel is chosen as 1 Megohm, so that it. allows ample current For
normal tube use, but limits screen current to a maximum of 1 uA.
GBS PS 20057 Operation & Instructions
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The ABC trim pot allows fine resolution of the threshold voltage
used by the shutdown comparator. CW increases the threshold to
1.0 vdc
.
CCW decreases the threshold voltage to vdc . In this
manner, the ABC pot can be used to fine tune the limit current
circuitry for use as an automatic brightness control feature,
( ABC )
.
The power supply has a 22 Megohm internal resistor in parrallel
with the external Rsel
.
At delivery, Rsel is set. to 1 Megohm, and the ABC pot is adjusted
for so that 1 uA of screen current reduces the MCP voltage 50%.
8.0 Mechanical, Leads
The power supply chassis is glass epoxy with TRV potting internal.
There are 4 Mounting inserts on the base of the power supply,
4-40 inserts.
The output leads are silicone coated teflon insulated stranded
wires, reated for I5kv.
9.0 Processing, Burn-in
Standard processing prior to delivery includes 24 hrs of operation
unpotted, at 23C, at nominal output voltage levels, followed by
48 hrs of operation at 23C, at typical output voltage levels,
followed by a final electrical performance test at 23C.
Other tests and burn-in environments may be conducted as specified
by the customer purchase order.
10. Test Circuitry
r equivalent high input impedance
robes are recommended when checking
Electorstatic voltmeters
( > 300 Gigohm ) divider-
output voltage levels.
A dc voltage applied to Rsel can be used to simulate tube screen
current for MCP shutdown verification. This voltage should not
exceed 5 vdc, the input supply voltage.
GBS PS 200057 Operation & Instr
135
APPENDIX G




•virh the ifiost impressive list
of features in the industry.
The long thin Dem
The unique trapped |
•• = R F O R :V1 A -\- C E DETAILS:
Switching time* ii coil voltage at 25 degrees
E.ECTRiCAL CHARACTERISTICS;
C: the additio lof an arcinhibitl
e time to 15 milll
g diode across t he coil will
Ufa 100.000 opera ions with a 2 am pere contact loa<




stive, and 1 ampere inductive (100 millljoules
seconds). Contacts can withstand 4 amperes overload for 100
cycles without exceeding specified contact resistance. Avail-
able for low level switching.
0.05 ohm maximum initially. 0. 10 ohm maximum after rated
fife.





/I RON MENTAL SPECIFICATIONS:
Power requirement r»_ at pull-in a t 25 degrees C.
Temperature range -65 to 125 degrees C.
Vibration 30 gs from 5 to 3000 cps.
Shoe* 150 gs at 11 milliseconds.


























-i = es ttaact Mu Drop-
Pari ,1-m Voltage :. ft tan
ft 3£* -:• : *! ;25=: At 25'C
6 6-3 .dc 42 32 4 4 1 6
12 12 6 210 6.8 93 3 4
26 26 5 700 13 5 180 6.8-38
32 32 . : do 168 230 84
I—
1
a o o c
SOS jj
Series OJS CIRCUIT DIAGRAMS Series DJ
Co.1 Part _ _
RH»r Mounting styUr. Mar
HttOf T»rm,n»l Style .
*- sj-'es; -:- -3:s
:c-j;-s than 3-56 - 3 2pdl
Low L«v«4 Trstinf Letter
: b 1 -
••-.-
:






LOW LEVEL TESTING LETTER .
EAST NORTHPORT. LONG ISLAND. NEW YORK 11731/516! 266-1600
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Conversion Times • LowiiLJui
Rnolution. 8. 10 and 12 Bin
Eiuptsonal Accuracy 0.01 TXol F.S
Low Pow.r
Contained in Ql.ti or VI. ul 32 V,n 01
Adjullm.nl Ff.. Oper .lion
APPLICATIONS
lYlvlfotm Amly.ii
Fill Fouriar Tunilor m









CENERAL DESCRIPTION .... r.„ « jj££ MOM
With i tvpicil convection lim nf only 2.2us for complete 12-
ices' HAS scries hybrid A/D con-
unen if e among ihc fastest, i nailcst. moil complete succeuive- * :s gwtiti'Sfsa.iTiw ".~ :
iff roiimatiun A/D's ivailibl B. Housed in J2-pin DIP package!.
isetc converters feature laser
uiiy surpassing the best mod lar competitive A/D's, This
unci i.lfcn a unique coinliin lion of flexibility and umpli- these hybriilt in order to ulnain raied performance. In p
"In. input aitd output rum should be n short ti possibl
ground plane should be used to tic all ground pins togcth
seeding only an analog input and power supplies should be bypassed u close to the hy
circuit power supply pins u possible. Do not allow inpu
Die HAS-1202 A/D feature! n accuracy of 0.012% and when other analog signal lines to be in close proximity to or cr
(ombined with an IITC-0300 inck-and hold, forms an A/D over any digital output line.
iMvcnion lyitcm capable of up to JSOkllt sampling rales.
The HAS icrici A/O'i arc idc 11 v suited for applications re-
ouring excellent performanc characteristics, small sire, low
power coniumption and adju imcnt-frce operation. Some of
ihtie ipplicanoni include rad ar. PCM, data-acquisition, and
J'fiul signal-processing lysic its where KFTl and other digital
pirxeiiing techniques arc to c performed on analog input
ANALOG-TO-DIGITAL CONVERTERS VOL. I.
SPECIFICATIONS sag *™ *"h— ' ""'*"' unl,n olh,~ i"
no " d>
I.I.IO-M1 ANAlOG-TO-ttGlTALCONVSRnnS
Ttblt I. Output Coding '
























-ISMLSB 5.117SV - 5. 1175V 00000000 0001






5 BIT 1 OUTPUT (MSB)
6 BIT 2 OUTPUT
7 BIT 3 OUTPUT
8 BIT 4 OUTPUT
9 BIT 5 OUTPUT
10 BIT 6 OUTPUT
11 BIT 7 OUTPUT
12 BIT 8 OUTPUT
13 BIT 9 OUTPUT
14 BIT 10 OUTPUT
15 BIT 11 OUTPUT
16 BIT 12 OUTPUT (LSB)
17, 18, 19 ANALOG GROUND










•HAS-1002, PINS 15 AND 16 ARE NOT
CONNECTED INTERNALLY.
HAS-0802, PINS 13. 14. 15 AND 16
ARE NOT CONNECTED INTERNALLY.
s^rt
AOJUITMENT W
For Sttndtrd Input Rtnott
AUSOIUTI
MAXIMUN
NPUT RANCH Rl KJ Z^, SIGNAl .'
io«5V, *2.3V SHORT 800 500 iiov •
10 »7.5V, 1J.7SV SHORT 2500 750 IISV
io*15V, 17.5V 500 OPEN 1500 IIOV
to »2QV, 110V 10OO OPEN 2000 iwv









DC to 350kHi. 12-Blt. A/D Conrtt
ORDERING INFORMATION
Older model number IIAS-0802. IIAS1002, or HASIlOifcf
8-, 10-, or 1 2-bit operuion, rcipectively. Mating connector It
the MAS aeriei A/D'i il model number IISA-2. Mctil eutin
noni of thii A/D with extended operating temperature rtnfi
IK alio available. Consult the factory or neareit AniJof
Dencc(' lalcl office for further information.
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CMOS PARALLEL IDT 7200S/L
FIRST-IN/FIRST-OUT FIFO ,DT ™>1SA/LA
256 x 9-BIT & 512 x 9-BIT
FEATURES:
• Firw-lrvTIrst-Out dual-port memory
• 256 X 9 organization (1DT72O0)
• 512 x 9 organization (IDT7201A)
• Low power consumption
• Ultra high epeed-35ns cycle time (28.5MHz)
• Asynchronous and simultaneous read and write
• Fully expandable byDcffi word deptfi ana a, bn width
• IDT7200arx3IDn201Aarep(nandrurx?lof^llycompatlt5lewrth
Mostek MK4501, but with Half-Full Flag capability In single
device mode
• Master/Slave multiprocessing applications
• Bidirectional and rate buffer applications
• Empty and Full warning flags
• Auto retransmit capability «
• High-performance CEMOS " technology
• Available In plastic DIP, CERDIP. 300 mil THINDIP, LCC, PLCC
andFiatpack
• Military product compliant to MlL-STD-883. Class B
• Standard Military Drawing* 5962-«7531 is pending listing on
this function. Refer to Section 2/page 2-4.
DESCRIPTION:
The IDT7200/7201A are dual-port memories that utilize a spe-
cial Flrst-liVFlrst-Out algorithm that loads and empties data on a
nrst-lrvflrst-out basis. The devices use Full and Empty flags to pre-
vent data overflow and underflow and expansion logic to allow for
unlimited expansion capability in both word size and depth.
The reads and writes are Internally sequential through the use of
ring pointers, with no address information required to load and uo
load data. Data Is toggled In and out of the devices through the use
of the write (W) and Read (ft) pins. The devices have a read/write
cycle time of 35ns (28.5MHz).
The devices utilize a 9-bit wide data array to allow for control and
parity bits at the user's option. This feature is especially useful In
data communications applications where ft Is necessary to use a
parity bit for transmlsalorvVecaptlon error checking, ft also features
a Retransmit ( RT) capabilltythat allows for reset of the read pointer
to Its Initial position when RT Is pulsed low to allow for retransmis-
sion from the beginning of data. A Half-Full Flag is available In the
single device mode and width expansion modes.
The IDT72O0/1A are fabricated using IDTs high-speed CEMOS
technology. They are designed for those applications requiring
asynchronous and simultaneous read/writes In multiprocessing
and rate buffer appllcailone.
Military grade product is manufactured in compliance with the
latest revision of MIL-STD-S83. Class B.
N CONFIGURATIONS FUNCTIONAL BLOCK DIAGRAM
CONSULT FACTORY FOR CERPACK PINOUT







CEMOS K a trademark of Integrated Devtoa Technology. Inc.
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-O.5to+7.0 -0.5 to +7.0 V
TA
Operating
Tamparafljra Oto + 70
-66to+l26 •C




-65to +126 -66to +156 •c
l0JT DC Outout Current 60
50
RATlNOSfTaycauMparmariamdamaaato
apaclfceSon It rctlmpeed ExfxmnitoiM '
-
Rprnyupwnpn DC OPERATING CONDmONS





4.5 50 55 V






















d lor 10n»onoe per cycle.
DC ELECTRICAL CHARACTERISTICS ...^..^






Output Logic 1" voltage
Iqh - -2mA
l<x - 8mA
Active Pw<r Supply Currant
Average Standby Currant| ft fis . FL'BT - VL,
Power Down Currant
(Ai input - Vqc -02V)
Power Down Current
(Al Input - Vcc -°-?>0
IDT7201SA/LA
COMMERCIAL
t* m 25, J5o«
MIN. TYP. MAX
NOTtS:
1. Miaauramanttw«n0 4< Vw <Vqc
2. R2Vh. O^SVcutS^
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_ 10 - 7 MHz


































Low to Data Bue
MLowZPO









Data Ve*d from Reed PuMe High


































































































Raaat to Empty Rag Low
Reeet to Hart-Full
and Full Bag High
Read Low to Empty Flag Low
Raad High to Full Flag High
Read PuMe Width Attar EF High
Wrtta High to Empty Flag High
Wrtte Low to Fun Flag Low
Write Low to HaH-M Rag Low
Raad High to Hart-Fun Rag Hlgr
wm» PuMe WW* after FF High
Read/Write to TO Low























































































































































































2. PuMe wWthe Mm »ien minimum value are not altow*
luee guaranteed by daelgn, not currently Mated,
^nry appaee to raad data now-through mode.
5. V m part rating IndtcaMe power rating (S/SA or LA
isssasjjnjg»!£= - "it
CAPACITANCE rr.- -zs-ct - i omw)
SYMBOl
CoCT














R5'. Half-Fun Flag (HP) *« t>« r«Mt to
high efter RMtt (R5).
WRITE ENABLE (W)




JT2S3SR5SSm F*g (HP) win be set 101tmjndwW
SvoT Tr^KS £gV) <s then rasa, by me ns.no edge of
blocked from W. to external changes in
w win nw »»>
•tan! ftML
READ ENABLE (R)
pointer .. t*x*ed from R so externa, changes
In R win not affect
tne FIFO when It e emp«y.
FIRST LOAD/RETRANSMIT (FUST)
SESiTS^sSiJSSo. Mode, mis pin acts as the re*|rsm*
8K
^ i?T720<V720iA can be made to retransmit data when the
SS«S SJSiTSSJSblt (R) ar* Write enable&S^^&Bftft^
M when less than 2S6/512 writes af!?e^ [^^^rJ^^
The retransm-t feature * nc< comoat.bwwrtf
\meDepm^Pa™°"
M«^ndwui affect theH#M Flag (HP) . depend.ng on the rela-
tive locations of the read and write pointers.
EXPANSION IN (Xl)
the Depth Expans.on or Daisy Cham Mode.
OUTPUTS I
FULL FLAG CPT)
tk. p, hi Fi*n rPTl will CO tow, Inhibiting further wrtte
operation,
-2t2fJtoS**SKSon less than the read panter.
»ftaset(R5).meFulkflag (FT) will go low after 256 writes
tor the
IDT7200 and 512 writes tor the IDT7201
A
EMPTY FLAG CtT)
that me devtoe !• empty.
EXPANSION OUT/HALF-FULL FLAG (XD/Hf
)
t>m. h > AjaKxrcoee output In the single device mode, when
writfi c»jnw>on the Halt-Full Rag flF will be set to low
anaiwin
ZjrZSSS* m.Sm tWrween the write pointer and read
E^oVTout^oTof the previous dev-ce. This output acts
as .
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MIUTAHY ANOOOMMCHCIAL TCMP6RATUHI: HANUtfl
•Ignal to the next devica In the Daisy Chain by providing a pulse to Data outputs for 9-bit wide data. This data Is In a high Imped-








1. ET. FF and RF may change statu* during Reset, but (lags wW be valid at t^.
' and R - V* around the rising edge of RS
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/ DATA* VAUD \ / DATA* VAUD
Flgur* 3. Aaynch/onoo* Writ* and Raad Oparatton






Flgura 5. Empty Flag From Last Raad to FVn Wrtta
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Bgur» 8. FuO Flag Timing
WWrSBqW^OMTHfOMS .:VdlT i 512 » 9-BIT






Rgur» 9. Hrf-W FUg TlmJnfl
_ LAO' f-riTon^i. r
w 3. LOCATION
-L
L__] LAST PHYSICAL I/-
' SL LOCATION
-f
Flgur» 10. Exp«n»Jon Out
Y





Flgur* 11. Expansion In
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OPERATING MODES
SINGLE DEVICE MODE
N tingle IDT7200/7201A may be used when the application
Iraments are for 256/512 words or less. The IDT7200/7201A Is

















Flgura 12. Block Diagram of Slngla 512x9 FIFO
WIDTH EXPANSION MODE (ET .FFand RF ) can be delected from any one device. Figure 13
Word width may be Increased simply by connecting the corre- demonstrates an lft-b« word width by using two IDT7201AS.













Ftgur* 13. Block Diagram of 512x16 MFO Mamory Utad In Width Expanalon Mod*
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DEPTH EXPANSION (DAISY CHAIN) MODE
The IOT7200/7201A can easily be adapted
where r* mc^iimmenti am tor greater man 256/512 words.
r gu-» 14 demonstrates Depth Expansion using three
IDT7200/7201A&. Any depth can be attained by adding additional
IDT72O0/7201A*. The IDT7200/7201A operates m the Depth Ex-
panaion configurator when the following conditions are met
L The first devtoe must be designed by grounding the First Load
(FT.) control input.
2. AJ other devices must nave Ft in the high state.
A The Expansion Out (So
-
) p*n of each device must be tted to the
Expansion In (XJ) pin of the next device. See Figure 14.
4. External logic s neeoed to generate a composite Full Flag (FT)
and Empty Flag ET This requires the ORing of all EPs and
OAing of ail FTs Oe. all muet be set to generate the oorrect corrv
poefte FF or EF). See Figure 14.
5. The Retransmit (AT) function and Halt-Full Flag (HT) am not
available m the Depth Expansion Mode.
For additional rtormation refer to Tech Note 9 'Cascading
FIFOs or FIFO Modu»e»".
COMPOUND EXPANSION MOOE
The two expansion techniques described above can be applied
together In • straightforward manner to achieve large FIFO arrays
(see Figure 15).
•IDIRECTIOHAL MODE
Applications wh.cr mquim data bufer-g between two systems
(each system capaoie cf Read and Wrte operators) can be
achieved by pa rtng OT720C7201AS as shown m Figure 16. Cam
must be taxen to assure mat the appropr-ate Rag s
each system, (i.e., FT s monitored on the device whereWis used;
EF is monitored on the device where R is used). Both Depth Ex-
pansion and Width Expansion may be ueed m this mode.
DATA FLOW-THROUGH MODES
Two types of ftow-through modes am permitted: a mad flow-
through and write ftow-through mode. For the mad ftow-through
mode (Figure 17), the FIFO permits the reading of a single word
after writing one word of data Into an empty FIFO. The data Is en-
abled on the bus in (tw& + U)ns after the rising edge of W. called
the first wrtte edge, and It remains on the bus until the R line is
raised from tow-«o-high, after which the bus would go into a three-
state mode after Wa ne. The EF line would nave a puise showing
temporary de-esserbon and then would be asserted. In the interval
of time that R Is tow, mom words can be written to the FIFO (the
subsequent writes after the flrst write edge win de-assert the Empty
Rag); however, the same word (written on the first write edge) pre-
sented to the output bus as the read pointer, would not be incre-
mented when R is tow. On toggling R, the other words that am writ-
ten to the FIFO will appear on the output bus as in the read cycle
timings.
In the write ftow-through mode (Figure 1 8) , the FIFO permits the
writing of a single word of data immediately after reading one word
of data from a full FIFO. The R line causes the FF to be de-asserted
buttheW line, being low, causes n to be asserted again in anticipa-
tion of a new data word. On the nsing edge of W, the new word is
loaded in the FIFO. TheW line must be toggled when FF is not as-
serted to write new data In the FIFO and to increment the wrtte
pointer.
For additional Information refer to Tech Note 8: •Operating
FIFOs on Full and Empty Boundary Conditions" and Tech Note 6:
"Designing with FIFOs."
TABLE l-RESET AND RETRANSMrT-
SINGLE DEVCE CCS= S-^-C* jjfjDTtj EXPANSION MODE
MOOE INPUTS INTERNAL STATUS OUTPUTS
WS RT XI Rwd Pointer Wrtte Polir** Tr FF HF
ftsaM X o Location Zero Location Zero 1 1
He— 1 1 LocaBor. Zero Unoharoed X X X
B+»C-«~* 1 1 knamsntni Increment'" X x 1 X
TABLE II -RESET AND FIRST LOAD TRUTH TABLE
-
DgPTjj =yatsis ;s pQMPOjjC EXPANSION MOOE
MOOE
INPUTS INTERNAL STATUS OUTPUTS
m FL XI Read Pointer Write Pointer EF FF
»—* Rrtt -Device (1) Lr;*1>on Zero LocaSon Zero ,
3eeet AJ 2T*r r-r.^*, i Location Zero LooaflonZero 1
H—We H 1 X I 1 X X X X
NOTES:
1
. « ocnnecteo to_XOof (
RS - Reset Input FL/RT - ty Reg Output Fr - Ful Flag Output. XJ - Expanecn input, m F - Heif-Fui Hag Output
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Figure 1 4. Block Dt-grem of 1 S3* x 9 FIFO M«mory (Dopth Expansion)
o -o. &7= 0^7






















1 For depth •xpantlon btock IM taction on Doptti Expansion and Figure V
2. ForFl^oW»=ton«^«KSk^onWk»Exp«tan«ndFtBur»l3.
Figure 15. Compound FIFO Expw»»lon
UTARY ANOCOMMeBCIALTtyPtHATORCHANOeS









Figur* 17. =»*: DM Row-Through U
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Flgur* 18. Wrtta Data Flow-Through Mod*
IDTO00/7201A CMOS PARALLEL
FIRST-Tn/FIRST-QUT FIFO 25« » 9-BIT > S12 x 9-BIT
MILITARY AND COMMERCIAL TEMPERATURE RANI? cS
ORDERING INFORMATION













• nduded lor 7201 ordering perl ru*nbw onfy
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Octal Transparent Latch, 3-State Output
Type Features:
Common latch enable control
• Common 3-stnlo oi/lpi/l onnhln c
Bullorod inputs
3-State outputs
Bus ling driving capocity
Typical propagation delay - 12 ns
(Data to Output lor HC373)
= 5V. C = 15 pF. TK - 25° C
The RCA CD54/74HC373/573 and C054/74I ICT373/573
are high speed Oclal Transparent Latches manufactured
with silicon gate CMOS technology. They possess the low
power consumption ol standard CMOS integrated circuits.
as well as Ihe ability to drive 15 LSTTL devices. The
CD54/74HCT373/573 are lunclionally as well as pin
compatible with the standard 54/74LS373 and 573.
The outputs are transparent lo the inputs when the lalch
enable (LE~) is high. When the latch enable (LE) goes low the
data is latchod The output enable (OE) controls the 3-state
outputs Whon Ihe output onnblo (OE) is high the outputs
are In the high Impedance state. The lalch operation is
Independent to the slate ol the output enable. The 373 and
573 are identical in function and differ only in their pinout
arrangements.
The CD54HC/HCT373/573 aio supplied in 20 load ceramic
dual-in-line packages (F suffix) The CD74HC/HCT373/573
are suppliod in a 20-lcad plastic dual-in-line plastic package
(E suffix) and In 20-lead surlnce mount plastic packages
(M sulfix). Both types are also available in chip lorm
Family Features:
• Fanout [Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
Wide Operating Temperature Flange:
CD74HC/HCT: -40 to 85° C
Balanced Propagation Delay and Transition Tim
• Significant Power Reduction Compared to
LSTTL Logic ICs
Alternate Source is Philips/Signetics
• C.D54HC/CD74HC Typos:
? toG V Oporntion
High Noise Immunity: /V, L = 30%, N,„ 30% Ol V,
@ Vcc " 5 V
CD54HCT/CD74HCT Types:
4 5 to 5 5 V Operation
Direct LSTTL Input Logic Compatibility
V IX. - 0.8 V Max., V„, = 2 V Min.
CMOS Input Compatibility
I, < I ,jA @ Voi. V „
TRUTH TABLE
Output Latch
Enable Enable Data Output
L H H H
L ' L 1 L
L L h H
H X X Z




H - H-rvo'lX'Sl * " ^gh Impedance S..,= igh v ltage level
I - Low voltage level one set-up time prior lo the high to
low latch onablo transition
h = High voltage level one set-up time prior to the hig'i






MAXIMUM RATINGS, Absolute- Mar/
DC SuPP.vv01.TAGE [Vcc]
voltages reterenced 10 giounoi
oc input diode current i«, ,for v, < -05 v or v, > vcc -o 5 vi ....
dc output diode current, io. (for v <
-o s v or v > vcc -o 5 v)
oc drain current, per output ii ) ifor -0.5 v < v < vcc -o s vi
oc v ec or ground current. u cc )
POWER DISSIPATION PER PACKAGE (Po):
-10 co
-60*C | PACKAGE TYPE E)
•60 10 -aS'C (PACKAGE TYPE E)
-55 10 • 100'C (PACKAGE TYPE F, HJ
• 100 10 M25*C (PACKAGE TYPE F. H)
.
if T. • -10 10 '70* C (PACKAGE TYPEM)






STORAGE TEMPERATURE (T„,j -65lo>150*C
LEAD TEMPERATURE (DURING SOLOERlNG):
Alamance 1/16 t 1 '32 m (l 59 r 79 mm) (torn case .'or I0sma> -ZeS'C
Unit mseMed mio a PC Boara !mm tft.ckness 1/16 in
.
I 59 mm)
*• io 2Bf contacting ead dps only OOO'C
RECOMMENDED OPERATING CONDITIONS:
For maximum rail ability, nominal operating condition* should be selected so that operation Is always within the
lollowlng ranges:












OC input or Output Voltage V,. V Vcc V








input Rise and Fail Tunes, t.. ti
al 2 V














































M,n Tup M.. M,„ M.. M,n Ma. Mln T,p M.. M,n «., M,n «..
inpul VoUage V.
J )5 is
» " - - " " " " v4 5 1 15 15 3 15
6 42 . . 4 2 _ 4 2 .
Input Voltage V»




" " 08 " 08 " 08 v4 5 _ _ i IS _ i 35 - 1 35




2 1 9 - _ 19 _ 19 _ v
: 45 M " " « - « - •i 5 44 - 4 4 - 44 -




45 - - 3 84 » " V45 i9a 1.4 J,





2 - - 1 _ 1 - '
0, 45 " - 1 " 1 " 1 •4 5 _ - 01 _ 1 _ 1
a . 1 _ 0. _ 1
(Bus OM.er)
v
: c 0, 45 " " 26 " a. " 04 VJ5 _ - 0?8 _ 10 33 - 04








SS - - to i - 11 " « +
Quiescent Device
Cuirinl Ice v




" 80 - 160 H
Ouiescenl Device
Current per V« -2 1
55




6 - ~ .... - t5 - ..
;:
55 " - 10 5 " « " ... -























Data to Qn Output (HC/HCT373) („.,,
(Pig. 3) l,.a
15 12 13 ns
Data to On Output (HC/HCT573) Iplm
(Fig. 3) Ipm
15 M 17 ns
Te* to On Output Ihi.„
(Fig. 4) Ipml
15 ,4 M ns
Output Enabling Time Ipk
(Fig. 6. 7) i,,h
15 12 H ns
Output Disabling Time \?u
(Fig. 6. 7) i Plll
15 12 » ns
Power Dissipation Capacitance (HC/HCT573, 373) Cp " - 51 53 PF







25* C •40*C to •SS'C ' -55"C to •125* C
HC HCT 74HC 74HCT 54HC 54HCT
Mln. Max Mia Mm. Mln. Max. » «... Mln. Max Mln. Max.
Ct Pulse Width |w 2 60 - - - 100 - - - 120 - - -




- 16 ~ 20
17
~ 20 - 24
23
- 24 ns
Set-up Time i, u 2 50 - - - 65 - - - 75 - -
Data to LE 573 4.5 10 - 13 - 13 - 16 - 15 - 20 - ns
(F.g 4) 6 9 11 '3
Set-up Time !jw 2 50 - - - 65 - - - 75 - - -






- 13 - 13
11
- 16 - 15
13
- 20 - ns
Hold Time t„ 2 40 50 60
Data to LT 573 4 5 8 - 10 - 10 - 13 - 12 - 15 - ns
(Fig 4) 6 7 9 10



















25 c •40'Clo 'BS'C ^"C to • i2S*c
V
;
HC HCT 74HC 74HCT 54HC 54HCT
Mln. Max Mln. Max. Mln. Max. Mln. Max. Mln. Max. Mln. Max.
Propagation Delay trm 2 150 - - - 190 - - - 225 - -
Data to On tr,« 4 5 - 30 32 - 30 - -10 - 45 - 40 ns
(Fig. 2) HC/HCT373 6 - 26 33 38
Data to On t P(.„ 2 - 175 - - - 220 - - - 265 - -
(Fig. 2) |P„i 4.5 - 35 - 40 - 44 - 50 - 53 - 60 ns
HC/HCT573 6 - 30 - - - 37 - - - 45 - -
LEtoQn tpu . 2 - 175 - - - 220 - - - 265 - -
t,Ml 4 5 - 35 - 35 - 44 - 44 - 53 - 53 ns
(Fig. 3) 6 - 30 37 45
Oulpul Enabling l»u 2 - 150 - - - 190 - - - 225 - -
Time tpiH 4 5 - 30 - 35 - 38 - 44 - 45 - 53 ns
(Figs. 5 &6) 6 - 26 - - - 33 - - - 38 - -
Output Disabling |Pll 2 - 150 - - - 190 - - - 225 - -
Timo tn.j 4.5 - 30 - 35 - 38 - 44 - 45 - 53 ns
(Figs. 5 &6) 6 - 26 - - - 33 - - - 30 - -
Output Transition |fUI 2 - 60 - - - 75 - - - 90 - -
Time Ithi 4 5 - 12 - 12 - 15 - 15 - 18 - 18 ns
(Fig. 2) 6 - 10 - - - 13 - - - 15 - -
Input Capacitance Ci - - 10 - 10 - 10 - 10 - 10 - 10 PF
3-Stato Output
Capacitance






Input Level Vcc 3 V
v t 50% Vcc 1.3 V
Fig 2 Data to 0. outp
54/74HC 54/74HCT
Input Levol Vcc 3 V
v, 50% Vcc 1.3 V
Fig 3 Lalch unable propagation delays.
54/74HC 54/74HCT
.nputLev. Vcc 3 V
v. 50% Vce 1.3 V
54/74HC 54/74HCT
Input Level Vcc 3 V
V S 50% Vcc 13 V
v, 50% Vcc 1 3 V
v. 90% Vcc 90% Vcc
propagation delays.
54/74HC 54/74HCT
input Level Vcc 3 V
V. 50% Vcc 13V
V, 50% Vcc 1.3 V
v- 10% Vcc 10% Vcc
Fig. S • Three-stalo propagation delays.
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c.l Development and inte-
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trograph with an extreme
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